5962H9654701VEA datasheet, PDF

Datasheet> All Categories > logic> logic> 5962H9654701VEA

5962H9654701VEA: DescriptionDecoder/Driver, ACT Series, Inverted Output, CMOS, CDIP16, SIDE BRAZED, CERAMIC, DIP-16; Categorylogic logic; File Size266KB，23 Pages; ManufacturerCobham PLC

Download Datasheet Parametric Compare View All

5962H9654701VEA Overview

Decoder/Driver, ACT Series, Inverted Output, CMOS, CDIP16, SIDE BRAZED, CERAMIC, DIP-16

5962H9654701VEA Parametric

Parameter Name	Attribute value
package instruction	DIP, DIP16,.3
Reach Compliance Code	unknown
ECCN code	3A001.A.1.A
series	ACT
JESD-30 code	R-XDIP-T16
JESD-609 code	e0
length	19.05 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	OTHER DECODER/DRIVER
MaximumI(ol)	0.008 A
Number of functions	2
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output polarity	INVERTED
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
power supply	5 V
Prop。Delay @ Nom-Sup	15 ns
propagation delay (tpd)	14 ns
Certification status	Qualified
Filter level	38535V;38534K;883S
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	TIN LEAD
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
total dose	1M Rad(Si) V
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

REVISIONS

LTR

DESCRIPTION

Changes in accordance with NOR 5962-R063-97.

Incorporate Revision A. Update boilerplate to MIL-PRF-38535 requirements. –

LTG

Update boilerplate in according with MIL-PRF-38535 requirement. Correct

voltage level testing in switching waveforms and test circuit, figure 4. Add

appendix A. - PHN

Update Figure 1 with correct pin names. - PHN

DATE (YR-MO-DA)

96-11-18

01-10-02

07-07-24

10-01-12

APPROVED

Monica L. Poelking

Thomas M. Hess

REV

SHEET

REV

SHEET

REV STATUS

OF SHEETS

PMIC N/A

REV

SHEET

PREPARED BY

Thanh V. Nguyen

STANDARD

MICROCIRCUIT

DRAWING

THIS DRAWING IS AVAILABLE

FOR USE BY ALL

DEPARTMENTS

AND AGENCIES OF THE

DEPARTMENT OF DEFENSE

AMSC N/A

CHECKED BY

Thanh V. Nguyen

DEFENSE SUPPLY CENTER COLUMBUS

COLUMBUS, OHIO 43218-3990

http://www.dscc.dla.mil

APPROVED BY

Monica L. Poelking

MICROCIRCUIT, DIGITAL, ADVANCED CMOS,

RADIATION HARDENED, DUAL 2-LINE TO 4-LINE

DECODER/DEMULTIPLEXER, TTL COMPATIBLE

INPUTS, MONOLITHIC SILICON

DRAWING APPROVAL DATE

96-06-12

REVISION LEVEL

SIZE

CAGE CODE

67268

1 OF

5962-96547

DSCC FORM 2233

APR 97

SHEET

5962-E149-10

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part

of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the

solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 -

MIL-STD-1835 -

Test Method Standard Microcircuits.

Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 -

MIL-HDBK-780 -

List of Standard Microcircuit Drawings.

Standard Microcircuit Drawings.

(Copies of these documents are available online at

http://assist.daps.dla.mil/quicksearch/

http://assist.daps.dla.mil

from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein.

Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation or contract.

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM F1192

Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion

Irradiation of Semiconductor Devices.

(Copies of these documents are available online at

http://www.astm.org

or from ASTM International, 100 Barr Harbor Drive,

P.O. Box C700, West Conshohocken, PA, 19428-2959).

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text

of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a

specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with

MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The

modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for

device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified

herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in

MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Truth table. The truth table shall be as specified on figure 2.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.

3.2.5 Switching waveforms and test circuits. The switching waveforms and test circuits shall be as specified on figure 4.

3.2.6 Irradiation test connections. The irradiation test connections shall be as specified in table III.

STANDARD

MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS

COLUMBUS, OHIO 43218-3990

DSCC FORM 2234

APR 97

SIZE

REVISION LEVEL

5962-96547

SHEET

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the

electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the

full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The

electrical tests for each subgroup are described in table IA.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be

marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer

has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be

marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be

in accordance with MIL-PRF-38535, appendix A.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in

MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535

listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of

compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see

6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this

drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and

herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for

device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2

herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 Verification and review for device class M. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the

option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made

available onshore at the option of the reviewer.

3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in

microcircuit group number 39 (see MIL-PRF-38535, appendix A).

STANDARD

MICROCIRCUIT DRAWING

DEFENSE SUPPLY CENTER COLUMBUS

COLUMBUS, OHIO 43218-3990

DSCC FORM 2234

APR 97

SIZE

REVISION LEVEL

5962-96547

SHEET

5962H9654701VEA Related Products

	5962H9654701VEA	5962H9654701VEC	5962H9654701QEA	5962H9654701QEC
Description	Decoder/Driver, ACT Series, Inverted Output, CMOS, CDIP16, SIDE BRAZED, CERAMIC, DIP-16	Decoder/Driver, ACT Series, Inverted Output, CMOS, CDIP16, SIDE BRAZED, CERAMIC, DIP-16	Decoder/Driver, ACT Series, Inverted Output, CMOS, CDIP16, SIDE BRAZED, CERAMIC, DIP-16	Decoder/Driver, ACT Series, Inverted Output, CMOS, CDIP16, SIDE BRAZED, CERAMIC, DIP-16
package instruction	DIP, DIP16,.3	DIP, DIP16,.3	DIP, DIP16,.3	DIP, DIP16,.3
Reach Compliance Code	unknown	unknown	unknown	unknown
ECCN code	3A001.A.1.A	3A001.A.1.A	3A001.A.1.A	3A001.A.1.A
series	ACT	ACT	ACT	ACT
JESD-30 code	R-XDIP-T16	R-XDIP-T16	R-XDIP-T16	R-XDIP-T16
JESD-609 code	e0	e4	e0	e4
length	19.05 mm	19.05 mm	19.05 mm	19.05 mm
Load capacitance (CL)	50 pF	50 pF	50 pF	50 pF
Logic integrated circuit type	OTHER DECODER/DRIVER	OTHER DECODER/DRIVER	OTHER DECODER/DRIVER	OTHER DECODER/DRIVER
MaximumI(ol)	0.008 A	0.008 A	0.008 A	0.008 A
Number of functions	2	2	2	2
Number of terminals	16	16	16	16
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C
Output polarity	INVERTED	INVERTED	INVERTED	INVERTED
Package body material	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP	DIP	DIP	DIP
Encapsulate equivalent code	DIP16,.3	DIP16,.3	DIP16,.3	DIP16,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	IN-LINE	IN-LINE
power supply	5 V	5 V	5 V	5 V
Prop。Delay @ Nom-Sup	15 ns	15 ns	15 ns	15 ns
propagation delay (tpd)	14 ns	14 ns	14 ns	14 ns
Certification status	Qualified	Qualified	Qualified	Qualified
Filter level	38535V;38534K;883S	38535V;38534K;883S	38535Q/M;38534H;883B	38535Q/M;38534H;883B
Maximum seat height	5.08 mm	5.08 mm	5.08 mm	5.08 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V
surface mount	NO	NO	NO	NO
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY
Terminal surface	TIN LEAD	GOLD	TIN LEAD	GOLD
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
total dose	1M Rad(Si) V	1M Rad(Si) V	1M Rad(Si) V	1M Rad(Si) V
width	7.62 mm	7.62 mm	7.62 mm	7.62 mm
Base Number Matches	1	1	1	1

Recommended Resources

Three-stage differential amplifier circuit

Using light-emitting diodes as a linear scale measurement circuit

Interface method of high-precision AD conversion circuit ICL7135 and 8031

Excellent performance charger circuit diagram

Improved ZCT-PWM converter topology

875p computer motherboard circuit diagram_093

Software developers don't understand how to implement this.: Model lighting multimedia control system (function) plays pictures, voice, text, animation, and cooperates with lighting synchronization control---the touch screen realizes the synchronization of pict...; zhtwn Embedded System

Beaglebone black finally arrived: [b]Beaglebone black has finally arrived. Move it, move it! [/b]...; 7leaves DSP and ARM Processors

In WINCE, where are the file allocation table (FAT table) and file directory table (FDT table) of the FAT32 file system of NAND FLASH located in NAND FLASH? Or is it not necessary?: In WINCE, where are the file allocation table (FAT table) and file directory table (FDT table) of the FAT32 file system of NAND FLASH located in NAND FLASH? Or is it not necessary?...; renrongwen Embedded System

Iar compilation: The iar project provided by the customer has a configuration similar to that of a general iar project, but there is one difference as shown in the following figureHowever, a problem will occur when co...; 蓦然回首qbb stm32/stm8

XJ4241 Oscilloscope Schematic Diagram: XJ4241 Oscilloscope Schematic Diagram...; shamoxue DIY/Open Source Hardware

What is the difference between a failed start and a failed start?: There are start failure and failure start pressure plates on the generator-transformer protection cabinet. What is the difference between these two pressure plates? How to understand?...; jek9528 Industrial Control Electronics

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components