EEWORLDEEWORLDEEWORLD

Part Number

Search

5962H9653901VCA

Description
XOR Gate, ACT Series, 4-Func, 2-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14
Categorylogic    logic   
File Size141KB,17 Pages
ManufacturerCobham PLC
Download Datasheet Parametric Compare View All

5962H9653901VCA Overview

XOR Gate, ACT Series, 4-Func, 2-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14

5962H9653901VCA Parametric

Parameter NameAttribute value
package instructionDIP, DIP14,.3
Reach Compliance Codeunknown
ECCN code3A001.A.1.A
seriesACT
JESD-30 codeR-XDIP-T14
JESD-609 codee0
length19.43 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeXOR GATE
MaximumI(ol)0.008 A
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5 V
Prop。Delay @ Nom-Sup14 ns
propagation delay (tpd)14 ns
Certification statusQualified
Schmitt triggerNO
Filter level38535V;38534K;883S
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose1M Rad(Si) V
width7.62 mm
Base Number Matches1
REVISIONS
LTR
A
B
C
DESCRIPTION
Changes in accordance with NOR 5962-R119-97.
Incorporate Revision A. Update boilerplate to MIL-PRF-38535 requirements. –
LTG
Correct the title to accurately describe the device function. . Change figure 4,
switching waveforms and test circuit. Update boilerplate to the latest MIL-PRF-
38535 requirements. - jak
DATE (YR-MO-DA)
96-12-10
01-09-04
07-08-23
APPROVED
Monica L. Poelking
Thomas M. Hess
Thomas M. Hess
REV
SHEET
REV
SHEET
REV STATUS
OF SHEETS
PMIC N/A
C
15
C
16
REV
SHEET
PREPARED BY
Thanh V. Nguyen
C
1
C
2
C
3
C
4
C
5
C
6
C
7
C
8
C
9
C
10
C
11
C
12
C
13
C
14
STANDARD
MICROCIRCUIT
DRAWING
THIS DRAWING IS AVAILABLE
FOR USE BY ALL
DEPARTMENTS
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE
AMSC N/A
CHECKED BY
Thanh V. Nguyen
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
http://www.dscc.dla.mil
APPROVED BY
Monica L. Poelking
DRAWING APPROVAL DATE
96-04-05
REVISION LEVEL
MICROCIRCUIT, DIGITAL, ADVANCED CMOS,
RADIATION HARDENED, QUADRUPLE 2-INPUT
EXCLUSIVE OR GATE, TTL COMPATIBLE
INPUTS, MONOLITHIC SILICON
SIZE
A
SHEET
CAGE CODE
C
67268
1 OF
16
5962-96539
DSCC FORM 2233
APR 97
.
5962-E477-07

5962H9653901VCA Related Products

5962H9653901VCA 5962H9653901VCC 5962H9653901VXA 5962H9653901VXC 5962H9653901QXC 5962H9653901QXA
Description XOR Gate, ACT Series, 4-Func, 2-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14 XOR Gate, ACT Series, 4-Func, 2-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14 XOR Gate, ACT Series, 4-Func, 2-Input, CMOS, CDFP14, DFP-14 XOR Gate, ACT Series, 4-Func, 2-Input, CMOS, CDFP14, DFP-14 XOR Gate, ACT Series, 4-Func, 2-Input, CMOS, CDFP14, DFP-14 XOR Gate, ACT Series, 4-Func, 2-Input, CMOS, CDFP14, DFP-14
package instruction DIP, DIP14,.3 DIP, DIP14,.3 DFP, FL14,.3 DFP, FL14,.3 DFP, FL14,.3 DFP-14
Reach Compliance Code unknown unknown unknown unknown unknown unknown
ECCN code 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A
series ACT ACT ACT ACT ACT ACT
JESD-30 code R-XDIP-T14 R-XDIP-T14 R-XDFP-F14 R-XDFP-F14 R-XDFP-F14 R-XDFP-F14
JESD-609 code e0 e4 e0 e4 e4 e0
length 19.43 mm 19.43 mm 9.525 mm 9.525 mm 9.525 mm 9.525 mm
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type XOR GATE XOR GATE XOR GATE XOR GATE XOR GATE XOR GATE
MaximumI(ol) 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A
Number of functions 4 4 4 4 4 4
Number of entries 2 2 2 2 2 2
Number of terminals 14 14 14 14 14 14
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code DIP DIP DFP DFP DFP DFP
Encapsulate equivalent code DIP14,.3 DIP14,.3 FL14,.3 FL14,.3 FL14,.3 FL14,.3
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE FLATPACK FLATPACK FLATPACK FLATPACK
power supply 5 V 5 V 5 V 5 V 5 V 5 V
Prop。Delay @ Nom-Sup 14 ns 14 ns 14 ns 14 ns 14 ns 14 ns
propagation delay (tpd) 14 ns 14 ns 14 ns 14 ns 14 ns 14 ns
Certification status Qualified Qualified Qualified Qualified Qualified Qualified
Schmitt trigger NO NO NO NO NO NO
Filter level 38535V;38534K;883S 38535V;38534K;883S 38535V;38534K;883S 38535V;38534K;883S 38535Q/M;38534H;883B 38535Q/M;38534H;883B
Maximum seat height 5.08 mm 5.08 mm 2.921 mm 2.921 mm 2.921 mm 2.921 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO NO YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
Terminal surface TIN LEAD GOLD TIN LEAD GOLD GOLD TIN LEAD
Terminal form THROUGH-HOLE THROUGH-HOLE FLAT FLAT FLAT FLAT
Terminal pitch 2.54 mm 2.54 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL
total dose 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V
width 7.62 mm 7.62 mm 6.2865 mm 6.2865 mm 6.2865 mm 6.2865 mm
Base Number Matches 1 1 1 1 1 1
Happy Knowledge: How is the CPU made?
If calculated by price/weight, CPU is much more expensive than gold. Almost everyone knows that CPU is mainly made of silicon. Silicon is an element that is too numerous to count on the earth (if I re...
1234 PCB Design
About PDA serial port programming
I am a novice, hope you can help me!!! I used EVC to write a serial port program, but I don't know why when the program on the PDA receives the data, it exits without displaying it. This problem has t...
winning Embedded System
Digital Signal Processing
Digital Signal Processing (DSP) is an emerging discipline that involves many disciplines and is widely used in many fields. Since the 1960s, with the rapid development of computer and information tech...
sweetgril789 DSP and ARM Processors
MY-8188EUS Linux-3.0.35 Host-AP User Guide
[b]Operating environment[/b][hr][b]Development board used[/b][list] [*]Development board model: MY-IMX6-EK200-6Q [*]Kernel version: Linux-3.0.35 [*]File system: rootfs-linux-qt4.tar.bz2 [/list][b]Modu...
myzrcherry Linux and Android
Please teach me how to simulate the full serial port of 2440 IO to realize the serial port function
I want to simulate the DTR signal through GPH1 of 2440, and use the CTS function of GPH0. Our device needs a 5-wire serial port to communicate with the device. Have you used it before? Where can I add...
mega128 Embedded System
ModelSim 6.6a-SE installation process and instructions
ModelSim 6.6a-SEInstallation process and instructions I suggest you read this before installing. I don't know if you will encounter any problems during installation. (If you don't have any problems, p...
lvfanzai FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1678  1661  2606  2819  920  34  53  57  19  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号