EEWORLDEEWORLDEEWORLD

Part Number

Search

KP1830313063W

Description
CAPACITOR, FILM/FOIL, POLYPROPYLENE, 63 V, 0.013 uF, THROUGH HOLE MOUNT, RADIAL LEADED, ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size95KB,10 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance
Download Datasheet Parametric View All

KP1830313063W Overview

CAPACITOR, FILM/FOIL, POLYPROPYLENE, 63 V, 0.013 uF, THROUGH HOLE MOUNT, RADIAL LEADED, ROHS COMPLIANT

KP1830313063W Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instruction, 2822
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresRATED AC VOLTAGE(V): 40
capacitance0.013 µF
Capacitor typeFILM CAPACITOR
dielectric materialsPOLYPROPYLENE
high7 mm
JESD-609 codee3
length7.2 mm
Installation featuresTHROUGH HOLE MOUNT
negative tolerance2.5%
Number of terminals2
Maximum operating temperature100 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formRadial
method of packingTR, 14 INCH
positive tolerance2.5%
Rated (AC) voltage (URac)40 V
Rated (DC) voltage (URdc)63 V
size code2822
surface mountNO
Terminal surfaceMatte Tin (Sn)
Terminal pitch5 mm
Terminal shapeWIRE
width5.5 mm
Base Number Matches1
KP 1830
Vishay Roederstein
AC and Pulse Film Foil Capacitors
KP Radial Potted Type
L max.
FEATURES
W max.
Marking
5 mm lead pitch, supplied loose in box taped in
ammopack or reel
RoHS compliant
0.5
H
max.
ENCAPSULATION
Plastic case, epoxy resin sealed, flame retardant
UL-class 94 V-0
6.0
-1
pcm
5.0 ± 0.4
Ø 0.5
± 0.4
CLIMATIC TESTING CLASS ACC. TO IEC 60068-1
55/100/56
CAPACITANCE RANGE
100 pF to 0.022 µF
Dimensions in millimeters
MAIN APPLICATIONS
Oscillator, timing and LC/RC filter circuits, high frequency
coupling of fast digital and analog IC’s.
CAPACITANCE TOLERANCE
± 10 % , ± 5 %, ± 2.5 %, ± 2 %, ± 1 %
REFERENCE STANDARDS
IEC 60384-13
LEADS
Tinned wire
MARKING
C-value; tolerance; rated voltage; sub-class; manufacturer’s
type; code for dielectric material; manufacturer’s location;
manufacturer’s logo; year and week
MAXIMUM APLICATION TEMPERATURE
100 °C
DETAIL SPECIFICATION
For more detailed data and test requirements contact:
dc-film@vishay.com
DIELECTRIC
Polypropylene film
ELECTRODES
Aluminum foil
CONSTRUCTION
Mono construction
RATED DC VOLTAGES
63 V, 250 V, 630 V
RATED AC VOLTAGES
40 V, 160 V, 250 V
www.vishay.com
212
For technical questions, contact: dc-film@vishay.com
Document Number: 26016
Revision: 16-Jan-09
Capacitive sensor measurement system module circuit design precision amplifier circuit
[size=5]Precision amplifier circuit[/size] [size=5] [/size] [size=5]Convert 0~0.5mV voltage into 0~5V for A/D conversion. OP07 is used to form a two-stage integrated operational amplifier circuit. The...
Aguilera Analogue and Mixed Signal
The trivia of hardware design
Trivia 1: Cost saving phenomenon 1: It doesn’t matter what value these pull-up/pull-down resistors have, just choose an integer of 5K. Comment: There is no 5K resistance value on the market. The close...
paradoxfx FPGA/CPLD
How to use single chip microcomputer to make electronic clock, how to achieve 10ppm correction by software
(10ppm error means 0.8 seconds error per day) If the error is found to reach 1 second per day when using a single-chip microcomputer as an electronic clock, how can the software be used to reduce this...
lifengstar Embedded System
Help: Communication problem between MCU and PC parallel port (LPT1), thank you!
Question: The microcontroller receives data from the PC parallel port. For example, AT89C52 does not have a parallel port interrupt like a serial port interrupt. Can I handle it like this? 1: Connect ...
lvjg Embedded System
Problems using dshow in wince 5.0 simulator
Recently I want to use dshow to make a video player on ce 5.0, but it seems that PB does not provide several files such as strmbase.lib of the simulator, and I don’t know how to compile it. If any exp...
3539591 Embedded System
Analyze the difference between the two always statements
always @ (posedge clk) beginR1 = arth_o;R2 = data1data2;R3 = data1 + data2;R4 = R2 + R3; end The above always statement will generate a D flip-flop after synthesis. always @ (out2, R1, R3, R4) beginou...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2925  82  1822  1926  554  59  2  37  39  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号