51762-I0402000CBLF datasheet, PDF

51762-I0402000CBLF: DescriptionBoard Connector, 24 Contact(s), 4 Row(s), Female, Right Angle, Press Fit Terminal, Receptacle, LEAD FREE; CategoryThe connector The connector; File Size253KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

51762-I0402000CBLF Overview

Board Connector, 24 Contact(s), 4 Row(s), Female, Right Angle, Press Fit Terminal, Receptacle, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	LEAD FREE
Reach Compliance Code	compliant
Other features	TERMINAL PITCH FOR POWER CONTACTS: 6.35 MM
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	TIN (79)
Contact completed and terminated	TIN (79)
Contact point gender	FEMALE
Contact material	COPPER ALLOY
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	51762
Mixed contacts	YES
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of rows loaded	4
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	PRESS FIT
Total number of contacts	24
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:K

STATUS:

Released

Printed: Dec 20, 2010

Newbie urgent help…How to use STC series to generate frequency adjustable square wave? ????? ????? ????: [size=5][color=red]The microcontroller model is STC 12C5A60S2. How can I program it to output a 4KHz-5KHz square wave with an amplitude of 1V and variable frequency? The 4X4 button requires that after...; ejobs 51mcu

LM Flash programmer cannot be used after installation: After downloading and installing TI's programmer software, click the icon to run it, and the "0xxxxxxxxxxx" instruction references the "0x0xxxxxxxxx" memory, which cannot be read.In this case, you can...; colarence Microcontroller MCU

The schematic diagram is correct but the result is wrong. Please help me.: As the title says, the schematic and rule check are correct, but the production PCB has many wires that are not connected. Can I connect them myself?...; freeNathaniel PCB Design

Notice on organizing the 2009 National Undergraduate Electronic Design Competition: [i=s]This post was last edited by paulhyde on 2014-9-15 09:35[/i][size=4][b][color=red]Introduction:[/color][/b]The National Undergraduate Electronic Design Competition (2009-2012) Organizing Committe...; open82977352 Electronics Design Contest

How to use synplify to synthesize a project with a core generator to generate IP?: I used synplify to synthesize a project with an ISE IP core, added properties to make it a black box, and when I checked it in synplify, it was successfully synthesized as a black box, as shown in the...; eeleader FPGA/CPLD

Please help me find where is the error in this code: module example1(equal); output equal; reg a,b; reg equal; initial begin a=0; b=0;#100 a=0;b=1; #100 b=1;b=1; #100 a=1;b=0; #100 $stop; end compare compare1(equal,a,b); endmodule module compare(equal,a...; 瓷娃娃 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components