EEWORLDEEWORLDEEWORLD

Part Number

Search

5962G9659001QCX

Description
Bus Driver, AC Series, 1-Func, 8-Bit, True Output, CMOS, CDIP20, SIDE BRAZED, CERAMIC, DIP-20
Categorylogic    logic   
File Size232KB,10 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

5962G9659001QCX Overview

Bus Driver, AC Series, 1-Func, 8-Bit, True Output, CMOS, CDIP20, SIDE BRAZED, CERAMIC, DIP-20

5962G9659001QCX Parametric

Parameter NameAttribute value
package instructionDIP,
Reach Compliance Codeunknown
seriesAC
JESD-30 codeR-CDIP-T20
Logic integrated circuit typeBUS DRIVER
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)18 ns
Certification statusNot Qualified
Filter levelMIL-STD-883
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose500k Rad(Si) V
width7.62 mm
Base Number Matches1
Standard Products
UT54ACS374/UT54ACTS374
Octal D-Type Flip-Flops with Three-State Outputs
Datasheet
November 2010
www.aeroflex.com/logic
PINOUTS
FEATURES
8 latches in a single package
Three-state bus-driving true outputs
Full parallel access for loading
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 20-pin DIP
- 20-lead flatpack
UT54ACS374 - SMD 5962-96590
UT54ACTS374 - SMD 5962-96591
DESCRIPTION
The UT54ACS374 and the UT54ACTS374 are non-inverting
octal D type flip-flops with three-state outputs designed for driv-
ing highly capacitive or relatively low-impedance loads. The
device is suitable for buffer registers, I/O ports, and bidirectional
bus drivers.
The eight flip-flops are edge triggered D-type flip-flops. On the
positive transition of the clock the Q outputs will follow the data
(D) inputs.
An output-control input (OC) places the eight outputs in either
a normal logic state (high or low logic level) or a high-impedance
state. The high-impedance third state and increased drive pro-
vide the capability to drive the bus line in a bus-organized system
without the need for interface or pull-up components.
The output control OC does not affect the internal operations of
the flip-flops. Old data can be retained or new data can be en-
tered while the outputs are off.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
OC
L
L
L
H
CLK
L
X
nD
H
L
X
X
OUTPUT
nQ
H
L
nQ
0
Z
Note:
1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC
Publication 617-12.
OC
1Q
1D
2D
2Q
3Q
3D
4D
4Q
V
SS
20-Pin DIP
Top View
OC
1Q
1D
2D
2Q
3Q
3D
4D
4Q
V
SS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
20-Lead Flatpack
Top View
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
LOGIC SYMBOL
OC
CLK
(1)
(11)
EN
C1
1D (3)
(4)
2D
3D (7)
(8)
4D
5D (13)
6D (14)
7D (17)
8D (18)
1D
(2)
1Q
(5)
2Q
(6) 3Q
(9)
(12)
(15)
(16)
(19)
4Q
5Q
6Q
7Q
8Q
1
Newbie Question
What does the H in 00H,02H mean?...
totoro3425 Embedded System
CC3200 serial port configuration problem
Has anyone used CC3200 UART0 PIN45 (UART0_RX) and PIN53 (UART0_TX)? I am using this in a project, but it cannot be used after configuration like other pins. Is there any other configuration required t...
newfirebw TI Technology Forum
Dedicated to beginners---stm32 serial port interrupt receiving and sending routines
This example uses the serial port of stm32 to receive and send interrupts to receive a frame of data sent by the serial port debugging assistant and echoes the verification. This example allows beginn...
luhezhangjian stm32/stm8
My first experiment with actel FPGA failed. Can you help me? Thank you.
I don't know why Zhou Ligong chose actel for his FPGA and the difficult-to-use libero development environment. I'm not used to this after using Q2!The first FPGA LED program I copied from a book:modul...
小兽abc FPGA/CPLD
What are the upgrades and improvements of Altium Designer 19 compared to AD18?
RT! What are the upgrades and improvements of Altium Designer 19 compared to AD18?...
oyhprince PCB Design
Practical equivalent models of resistors, capacitors, and inductors
1. Equivalent model of resistor2. Parasitic parameters of capacitors3. Equivalent parameters of capacitors4. The difference between ideal aluminum electrolytic capacitor and actual aluminum electrolyt...
Aguilera Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 409  2211  214  2370  447  9  45  5  48  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号