EEWORLDEEWORLDEEWORLD

Part Number

Search

5962H9653301VCC

Description
AND-OR-Invert Gate, ACT Series, 1-Func, 8-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14
Categorylogic    logic   
File Size142KB,17 Pages
ManufacturerCobham PLC
Download Datasheet Parametric Compare View All

5962H9653301VCC Overview

AND-OR-Invert Gate, ACT Series, 1-Func, 8-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14

5962H9653301VCC Parametric

Parameter NameAttribute value
package instructionDIP, DIP14,.3
Reach Compliance Codeunknown
ECCN code3A001.A.1.A
seriesACT
JESD-30 codeR-XDIP-T14
JESD-609 codee4
length19.43 mm
Logic integrated circuit typeAND-OR-INVERT GATE
MaximumI(ol)0.008 A
Number of functions1
Number of entries8
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Encapsulate equivalent codeDIP14,.3
Package shapeRECTANGULAR
Package formIN-LINE
power supply5 V
Prop。Delay @ Nom-Sup16 ns
propagation delay (tpd)16 ns
Certification statusQualified
Schmitt triggerNO
Filter level38535V;38534K;883S
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose1M Rad(Si) V
width7.62 mm
Base Number Matches1
REVISIONS
LTR
A
B
C
DESCRIPTION
Changes in accordance with NOR 5962-R115-97.
Incorporate Revision A. Update boilerplate to MIL-PRF-38535 requirements. –
LTG
Correct the title to accurately describe the device function. Change figure 4,
switching waveforms and test circuit. Update boilerplate to the latest
MIL-PRF-38535 requirements. - jak
DATE (YR-MO-DA)
96-12-12
01-09-04
07-08-23
APPROVED
Monica L. Poelking
Thomas M. Hess
Thomas M. Hess
REV
SHEET
REV
SHEET
REV STATUS
OF SHEETS
PMIC N/A
C
15
C
16
REV
SHEET
PREPARED BY
Thanh V. Nguyen
C
1
C
2
C
3
C
4
C
5
C
6
C
7
C
8
C
9
C
10
C
11
C
12
C
13
C
14
STANDARD
MICROCIRCUIT
DRAWING
THIS DRAWING IS AVAILABLE
FOR USE BY ALL
DEPARTMENTS
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE
AMSC N/A
CHECKED BY
Thanh V. Nguyen
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
http://www.dscc.dla.mil
APPROVED BY
Monica L. Poelking
DRAWING APPROVAL DATE
96-04-05
REVISION LEVEL
C
MICROCIRCUIT, DIGITAL, ADVANCED CMOS,
RADIATION HARDENED, 4-WIDE 2-INPUT
AND-OR-INVERT GATE, TTL COMPATIBLE
INPUTS, MONOLITHIC SILICON
SIZE
A
SHEET
CAGE CODE
67268
1 OF
16
5962-96533
DSCC FORM 2233
APR 97
.
5962-E416-07

5962H9653301VCC Related Products

5962H9653301VCC 5962H9653301VCA 5962H9653301VXC 5962H9653301QCC 5962H9653301QCA 5962H9653301QXA 5962H9653301QXC 5962H9653301VXA
Description AND-OR-Invert Gate, ACT Series, 1-Func, 8-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14 AND-OR-Invert Gate, ACT Series, 1-Func, 8-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14 AND-OR-Invert Gate, ACT Series, 1-Func, 8-Input, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14 AND-OR-Invert Gate, ACT Series, 1-Func, 8-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14 AND-OR-Invert Gate, ACT Series, 1-Func, 8-Input, CMOS, CDIP14, SIDE BRAZED, CERAMIC, DIP-14 AND-OR-Invert Gate, ACT Series, 1-Func, 8-Input, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14 AND-OR-Invert Gate, ACT Series, 1-Func, 8-Input, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14 AND-OR-Invert Gate, ACT Series, 1-Func, 8-Input, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14
package instruction DIP, DIP14,.3 DIP, DIP14,.3 DFP, FL14,.3 DIP, DIP14,.3 DIP, DIP14,.3 DFP, FL14,.3 DFP, FL14,.3 DFP, FL14,.3
Reach Compliance Code unknown unknown unknown unknown unknown unknown unknown unknown
ECCN code 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A 3A001.A.1.A
series ACT ACT ACT ACT ACT ACT ACT ACT
JESD-30 code R-XDIP-T14 R-XDIP-T14 R-XDFP-F14 R-XDIP-T14 R-XDIP-T14 R-XDFP-F14 R-XDFP-F14 R-XDFP-F14
JESD-609 code e4 e0 e4 e4 e0 e0 e4 e0
length 19.43 mm 19.43 mm 9.525 mm 19.43 mm 19.43 mm 9.525 mm 9.525 mm 9.525 mm
Logic integrated circuit type AND-OR-INVERT GATE AND-OR-INVERT GATE AND-OR-INVERT GATE AND-OR-INVERT GATE AND-OR-INVERT GATE AND-OR-INVERT GATE AND-OR-INVERT GATE AND-OR-INVERT GATE
MaximumI(ol) 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A 0.008 A
Number of functions 1 1 1 1 1 1 1 1
Number of entries 8 8 8 8 8 8 8 8
Number of terminals 14 14 14 14 14 14 14 14
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code DIP DIP DFP DIP DIP DFP DFP DFP
Encapsulate equivalent code DIP14,.3 DIP14,.3 FL14,.3 DIP14,.3 DIP14,.3 FL14,.3 FL14,.3 FL14,.3
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form IN-LINE IN-LINE FLATPACK IN-LINE IN-LINE FLATPACK FLATPACK FLATPACK
power supply 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
Prop。Delay @ Nom-Sup 16 ns 16 ns 16 ns 16 ns 16 ns 16 ns 16 ns 16 ns
propagation delay (tpd) 16 ns 16 ns 16 ns 16 ns 16 ns 16 ns 16 ns 16 ns
Certification status Qualified Qualified Qualified Qualified Qualified Qualified Qualified Qualified
Schmitt trigger NO NO NO NO NO NO NO NO
Filter level 38535V;38534K;883S 38535V;38534K;883S 38535V;38534K;883S 38535Q/M;38534H;883B 38535Q/M;38534H;883B 38535Q/M;38534H;883B 38535Q/M;38534H;883B 38535V;38534K;883S
Maximum seat height 5.08 mm 5.08 mm 2.921 mm 5.08 mm 5.08 mm 2.921 mm 2.921 mm 2.921 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO NO YES NO NO YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
Terminal surface GOLD TIN LEAD GOLD GOLD TIN LEAD TIN LEAD GOLD TIN LEAD
Terminal form THROUGH-HOLE THROUGH-HOLE FLAT THROUGH-HOLE THROUGH-HOLE FLAT FLAT FLAT
Terminal pitch 2.54 mm 2.54 mm 1.27 mm 2.54 mm 2.54 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
total dose 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V 1M Rad(Si) V
width 7.62 mm 7.62 mm 6.2865 mm 7.62 mm 7.62 mm 6.2865 mm 6.2865 mm 6.2865 mm
Base Number Matches 1 1 1 1 1 1 1 1

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 485  458  235  664  881  10  5  14  18  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号