50645-2080F datasheet, PDF - EEWORLD Datasheet

50645-2080F: DescriptionBoard Connector, 240 Contact(s), 3 Row(s), Female, Right Angle, Press Fit Terminal, Receptacle; CategoryThe connector The connector; File Size294KB，4 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

50645-2080F Overview

Board Connector, 240 Contact(s), 3 Row(s), Female, Right Angle, Press Fit Terminal, Receptacle

Parameter Name	Attribute value
Reach Compliance Code	compliant
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact completed and terminated	TIN LEAD
Contact point gender	FEMALE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e0
MIL compliance	NO
Manufacturer's serial number	50645
Mixed contacts	NO
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of rows loaded	3
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	PRESS FIT
Total number of contacts	240
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:P

STATUS:

Released

Printed: Dec 22, 2005

Happy Mid-Autumn Festival to the University Canteen: Recently, there was news that thousands of students in Henan Province smashed and destroyed the school cafeteria and canteen - it was really gratifying. Our school cafeteria is like most canteens in C...; fghdzb Talking

Pingtouge RVB2601 Open Source Application Innovation Collection Activity Award Ceremony, thank you for your companionship with the growth of the NationalChip ecosystem: Event details: Click here to learn moreFirst of all, thank you all for participating in and supporting the Pingtouge RVB2601 open source application innovation collection event, including the particip...; EEWORLD社区 XuanTie RISC-V Activity Zone

Regarding the issue of nios, please give me some advice: The following problem occurs when using Nios: No Nios II target connection paths were located. Check connections and that a Nios II .sof is downloaded. Click refresh connection, but nothing happens? ?...; wanyi223 FPGA/CPLD

Ask: 1 warning of timing analysis warning: Question: 1 warning of timing analysis warning [table][tr][td] When doing timing analysis, only one path does not meet the requirement: -0.044 ns 99.56 MHz (period = 10.044 ns) . . . . . . . If I add ...; psd0208 FPGA/CPLD

Computer USB 3.0 interface hardware circuit design: USB is a serial bus standard for computer systems and external devices, supporting plug-and-play and hot-swap functions. It is commonly used for mobile peripherals such as USB flash drives and mice. U...; Jacktang Analogue and Mixed Signal

How to design an antenna PCB using Protel 99SE: I need help from all the experts. My tutor asked me to use Protel 99SE to design a schematic diagram of a patch antenna. What I want to ask is, do I need to draw the schematic diagram directly on this...; zhezhe0192 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components