51744-11010410A0LF datasheet, PDF

51744-11010410A0LF: DescriptionBoard Connector, 436 Contact(s), 4 Row(s), Female, Straight, Solder Terminal, Receptacle, LEAD FREE; CategoryThe connector The connector; File Size223KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

51744-11010410A0LF Overview

Board Connector, 436 Contact(s), 4 Row(s), Female, Straight, Solder Terminal, Receptacle, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	LEAD FREE
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	TERMINAL PITCH FOR POWER CONTACTS: 6.35 MM
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact completed and terminated	TIN (78)
Contact point gender	FEMALE
Contact material	COPPER ALLOY
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	51744
Mixed contacts	YES
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	4
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	436
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:J

STATUS:

Released

Printed: Dec 20, 2010

[FPGA Tips] How fast is three-level logic? How to calculate?: wHow fast is 3- level logic? wThe wiring delay can be roughly estimated to be equal to the logic delay—The latency of the slice below is Tilo , the latency from F, G through the LUT outputTCKO, clock-...; eeleader FPGA/CPLD

Verilog Syntax Summary: 1: Basic variables in Verilog are wire net type and register type. Wire net type variables are synthesized into wires, while registers may be synthesized into wires, latches, and flip-flops. 2: Mappin...; eeleader FPGA/CPLD

Is everyone busy lately?: No new opinions were expressed....; eeleader Talking about work

[TI's First Low Power Design Contest] FR5969 LaunchPad Resource List: [i=s]This post was last edited by luyongcdpj on 2014-10-18 07:06[/i] Add it to the project and you can check it anytime without having to cut it out to look at the schematic. I feel that this chip has...; luyongcdpj Microcontroller MCU

How to change the library file in the schematic diagram in orcad?: The first method: edit the library file directly in the schematic diagram, and then update it to the schematic diagram. The operation is as follows: The first step is to select the component you want ...; 凡亿教育 PCB Design

A Brief Analysis of Optimization Problems in Embedded Programming: Due to the constraints of power consumption, cost and volume, the processing power of embedded microprocessors is also far behind that of desktop system processors. Therefore, embedded systems have mo...; 呱呱 Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components