EEWORLDEEWORLDEEWORLD

Part Number

Search

3FV30-FREQ/UBW1-N/N

Description
Cavity BPF, 3 Section(s) Min, 3 Section(s) Max, 2000MHz Min, 6000MHz Max
CategoryAnalog mixed-signal IC    filter   
File Size549KB,12 Pages
ManufacturerDover Corporation
Download Datasheet Parametric View All

3FV30-FREQ/UBW1-N/N Overview

Cavity BPF, 3 Section(s) Min, 3 Section(s) Max, 2000MHz Min, 6000MHz Max

3FV30-FREQ/UBW1-N/N Parametric

Parameter NameAttribute value
MakerDover Corporation
Reach Compliance Codeunknown
Other featuresONE DB BANDWIDTH
filter typeCAVITY BPF
maximum frequency6000 MHz
minimum frequency2000 MHz
input connectorN FEMALE
Input/output impedance50 OHM
Manufacturer's serial numberFV30
Installation typePANEL MOUNT
Number of partitions-max3
Number of partitions - minimum3
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
Output connectorN FEMALE
voltage standing wave ratio1.5
Base Number Matches1
Cache operation problem of arm9
I am using an EP9302 board and need to clear the cache. I don't know which register controls the cache and I can't find the relevant definition in hwdefs.h....
censtar_qjc ARM Technology
I don't understand the relationship between these components, please enlighten me
In WINCE, there are many components to choose from when customizing the OS. But I don't understand the following question: If you want the target board to be able to access the Internet, you obviously...
hahahuhu Embedded System
How to determine the data width in IIR filter design.pdf
How to determine the data width in IIR filter design.pdf...
zxopenljx FPGA/CPLD
Experts are still among the people
I believe everyone still remembers TI's MSP430 watch. Even this one has been DIYed.The basic characteristics are- small (34 x 30 mm physical size. Viewing area 28×19) - 3-line SPI 9-bit (Driver Sitron...
wstt Microcontroller MCU
Audio power amplifier, howling suppression
When the effective value of the input audio signal is 20mV, the maximum undistorted power of the power amplifier (considering only the limiting distortion) is 5W, and the error is less than 10%; how t...
Emp ADI Reference Circuit
XILINX NEXYS3-Realize Flowing Light
[i=s]This post was last edited by hjl240 on 2014-1-24 19:49[/i] [align=left](This article is suitable for FPGA and Verilog beginners, experts can ignore it directly) Last time, I talked about how to l...
hjl240 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2903  438  1415  2615  1391  59  9  29  53  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号