SN74LS08JD datasheet, PDF - EEWORLD Datasheet

SN74LS08JD: DescriptionLS SERIES, QUAD 2-INPUT AND GATE, CDIP14, CERAMIC, DIP-14; Categorylogic logic; File Size29KB，1 Pages; ManufacturerMotorola ( NXP ); Websitehttps://www.nxp.com

Download Datasheet Parametric Compare View All

SN74LS08JD Overview

LS SERIES, QUAD 2-INPUT AND GATE, CDIP14, CERAMIC, DIP-14

	SN74LS08JD	SN54LS08JD
Description	LS SERIES, QUAD 2-INPUT AND GATE, CDIP14, CERAMIC, DIP-14	LS SERIES, QUAD 2-INPUT AND GATE, CDIP14, CERAMIC, DIP-14
package instruction	DIP, DIP14,.3	DIP,
Reach Compliance Code	unknown	unknown
Base Number Matches	1	1

Ask about the "Open File" interface design problem: I would like to ask the experts, such as: \windows\my music\xxx.mp3 The first line shows the current path, the second line returns to the previous path when clicked, and the third line shows all the f...; chenluo168 Embedded System

Is the power consumption of the IC on the left reasonable?: a. Both ICs from two companies are PAs for headphones. I personally think the left picture has some problems. When RL=32 ohms, the output after 40mW is larger than the power dissipation. Compared with...; huayang1118 Analog electronics

A fresh graduate's work experience in 3 companies and his confusion (reposted): When I read the book "What to Study in College" again, I was confused again. Like what Brother Qin said on his blog, "Career Planning: If you don't have a fixed structure, you must have a general stru...; guangqiji FPGA/CPLD

proteus problem: I changed 74ls164 to 74ls164.bus. Why does it say PIn 'clock' is not modelled during simulation? How can I solve this problem?...; jring-2002 MCU

I just found out that LM3S CM3 can be connected to SDRAM~~: I just found out that LM3S CM3 (newer 9B series) can hang SDRAM~~~...; john_wang Microcontroller MCU

Modify HPS, whether the official image file is still applicable: Development board: Terasic DE1-SoC, main chip: Cyclone V The system kernel image I use is the official Micro SD image file of Terasic. If I add FPGA-to-HPS bridge, or HPS-To-FPGA or Lightweight HPS-to...; 全部都是泡馍 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components