EEWORLDEEWORLDEEWORLD

Part Number

Search

5962G9655601QCC

Description
Serial In Parallel Out, AC Series, 8-Bit, Right Direction, True Output, CMOS, CDIP14, DIP-14
Categorylogic    logic   
File Size240KB,10 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

5962G9655601QCC Overview

Serial In Parallel Out, AC Series, 8-Bit, Right Direction, True Output, CMOS, CDIP14, DIP-14

5962G9655601QCC Parametric

Parameter NameAttribute value
MakerCobham PLC
package instructionDIP,
Reach Compliance Codeunknown
ECCN code3A001.A.1.A
Counting directionRIGHT
seriesAC
JESD-30 codeR-CDIP-T14
JESD-609 codee4
Logic integrated circuit typeSERIAL IN PARALLEL OUT
Number of digits8
Number of functions1
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)21 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class Q
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose500k Rad(Si) V
Trigger typePOSITIVE EDGE
width7.62 mm
Base Number Matches1
Standard Products
UT54ACS164/UT54ACTS164
8-Bit Shift Registers
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
AND-gated (enable/disable) serial inputs
Fully buffered clock and serial inputs
Direct clear
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 14-pin DIP
- 14-lead flatpack
UT54ACS164 - SMD 5962-96556
UT54ACTS164 - SMD 5962-96557
DESCRIPTION
PINOUTS
14-Pin DIP
Top View
A
B
Q
A
Q
B
Q
C
Q
D
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
Q
H
Q
G
Q
F
Q
E
CLR
CLK
14-Lead Flatpack
Top View
A
1
2
3
4
5
6
7
14
13
12
11
10
9
8
The UT54ACS164 and the UT54ACTS164 are 8-bit shift reg-
isters which feature AND-gated serial inputs and an asynchro-
nous clear. The gated serial inputs (A and B) permit complete
control over incoming data. A low at either input inhibits entry
of new data and resets the first flip-flop to the low level at the
next clock pulse. A high-level at both serial inputs sets the first
flip-flop to the high level at the next clock pulse. Data at the
serial inputs may be changed while the clock is high or low,
providing the minimum setup time requirements are met. Clock-
ing occurs on the low-to-high-level transition of the clock input.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
CLR
L
H
H
H
H
CLK
X
L
A
X
X
H
L
X
B
X
X
H
X
L
Q
A
L
Q
A0
H
L
L
OUTPUTS
Q
B
L
Q
B0
Q
An
Q
An
Q
An
...
V
DD
Q
H
Q
G
Q
F
Q
E
CLR
CLK
B
Q
A
Q
B
Q
C
Q
D
V
SS
LOGIC SYMBOL
(9)
CLR
(8)
CLK
A
(1)
(2)
SRG8
R
C1/
&
1D
(3)
(4)
Q
H
L
Q
H0
Q
Gn
Q
Gn
Q
Gn
B
Q
A
Q
B
(5)
Q
(6)
C
Q
D
(10)
Q
(11)
E
Q
(12)
F
Q
(13)
G
Q
H
Note:
1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and
IEC Publication 617-12.
Notes:
1. Q
A0
, Q
B0
, Q
H0
= the level of Q
A
, Q
B
or Q
H
, respectively, before the indicated
steady-state input conditions were established.
2. Q
An
and Q
Gn
= the level of Q
A
or Q
G
before the most recent
transition of
the clock; indicates a one-bit shift.
1
A brief discussion on the “three-dimensional” design of hard waveguide components
By optimizing the varieties and specifications of hard waveguide components commonly used in radar transmission lines and simplifying the design and process documents, the "three modernizations" level...
JasonYoo Embedded System
STC15F2K6S2 completes the communication between the master and the slave stc15w404AS via SPI
I used STC15F2K6S2 to make the host communicate with the slave stc15w404AS through SPI, but the data returned by the slave is blank! I would like to ask for your guidance! [/font][/color] [color=#4444...
jun31 MCU
Is there a picture that introduces the composition and classification of high-frequency switching power supplies?
The key to miniaturization and lightness of electronic devices is the miniaturization of power supply, so it is necessary to reduce the loss in the power supply circuit as much as possible. The adjust...
qwqwqw2088 Power technology
FPGA video display frame synchronization
FPGA video processing, after storing valid data in DDR, how to design the restoration circuit when outputting and displaying? BT.656 format I use TVP5150, and use its AVID and VBLK pins to control the...
jokeboy999 FPGA/CPLD
Software delay: Using different parameters in the for loop will result in a big difference in delay
[color=#000][size=14px][backcolor=rgb(209, 217, 226)][font=Simsun]while(1)[/font][/backcolor][/size][/color] [color=#000][size=14px][backcolor=rgb(209, 217, 226)][font=Simsun]{[/font][/backcolor][/siz...
czx2014 stm32/stm8
Which network components in Platform builder5.0 are related to WIFI?
I want to customize a WINCE5.0 ARMV4I simulator with WIFI function. Which network components should I choose? I bought a wireless network card. How should I configure the simulator so that I can acces...
245016767 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2299  335  1840  1302  1823  47  7  38  27  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号