EEWORLDEEWORLDEEWORLD

Part Number

Search

54202-G30-13T

Description
26 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
CategoryThe connector    The connector   
File Size221KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

54202-G30-13T Overview

26 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT

54202-G30-13T Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codecompliant
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (30) OVER NICKEL
Contact completed and terminatedTIN (100) OVER NICKEL
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee3
MIL complianceNO
Manufacturer's serial number54202
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSURFACE MOUNT
Total number of contacts26
UL Flammability Code94V-0
Base Number Matches1
PDM: Rev:R
STATUS:
Released
Printed: Feb 10, 2007
.
Question about alternating current
[size=14px]If the grid voltage is idealized as a standard sine wave[/size] [size=14px]its effective value is 220V, and its peak value is 311V[/size] [size=14px]But after all, it changes according to a...
shaorc Integrated technical exchanges
Realizing High-Performance Digital TV System Using FPGA
Digital television (DTV) has been adopted by most markets thanks to MPEG-2 compression technology, but the picture is not that simple. H.264-AVC (MPEG-4 Part 10) and Microsoft's VCI compression standa...
hzyhhw45 FPGA/CPLD
Why is my interrupt response time so long?
My clock cycle is 1/20uS, so my interrupt response time should be around 5/20uS, but the actual measured response time is around 2.5uS, which is much longer. I don't know what causes this? Can anyone ...
chenczy MCU
Classic Examples of Electronic Circuits
...
gauson Industrial Control Electronics
QuartusII compilation task problem
When I used QuartusII to simulate the I2C bus, I wrote a task task shift_in; output [7:0] shift; begin @(posedge scl) shift[7] = sda; @ (posedge scl) shift[6] = sda; @ (posedge scl) shift[5] = sda; @ ...
ulovefw FPGA/CPLD
If there is a design that does not increase cost and can improve signal quality
Author: Huang Gang, a member of Yibo Technology Expressway MediaSince the lab had the instrument, Lei Bao suddenly became interested in the principle and test of impedance. Whenever he had a chance, h...
yvonneGan PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2736  2887  366  2201  298  56  59  8  45  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号