HC3936U-W datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The connector> The connector> HC3936U-W

HC3936U-W: DescriptionBoard Connector, 72 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, White Insulator, Receptacle; CategoryThe connector The connector; File Size246KB，3 Pages; ManufacturerFOXCONN; Websitehttp://www.fit-foxconn.com/

Download Datasheet Parametric View All

HC3936U-W Overview

Board Connector, 72 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, White Insulator, Receptacle

HC3936U-W Parametric

Parameter Name	Attribute value
Maker	FOXCONN
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	ROHS COMPLIANT
body width	0.196 inch
subject depth	0.1 inch
body length	3.59 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU
Contact point gender	MALE
Contact material	COPPER ALLOY
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Dielectric withstand voltage	500VAC V
Insulation resistance	1000000000 Ω
Insulator color	WHITE
insulator material	GLASS FILLED POLYAMIDE
Manufacturer's serial number	HC39
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	FLASH inch
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.085 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	72
Base Number Matches	1

HC3936U-W Preview

Download Datasheet

View All

SPECIFICATIONS

BreakaWay Header

HC39 Series

T/H Type

2.54mm [.100"] Pitch

Mechanical

Contact Retention Force:

0.91Kg min.

Electrical

Current Rating:

3.0A per pin min.

Dielectric Withstanding Voltage:

500V AC

Insulation Resistance:

1000MΩ min

Physical

Housing:

PA6T, Glass Filled, UL94V-0, Color Black

Contact:

Copper Alloy

Plating:

See “ORDERING INFORMATION”

Solder Pad:

Copper Alloy

Operating Temperature:

-40℃ to +105℃

DRAWING

ORDERING INFORMATION

PRODUCT NO.:

Breakaway Header Series

Termination & Contact Type

No. Of Pos

1=2 Pos

HC 3 9 * * * - * * * *

Optional For Housing Color

Position Omitted

Optional For Kinks

Optional For Plating

0=100u" Tin/Lead over All

1=Gold Flash over All

7=15u" Gold on Contact Area

G=Gold Flash on Contact Area

C=3u" Gold on Contact Area

U=Gold Flash on Contact Area

with Lead Free "RoHS COMPLAINCE"

E=100u" min. Tin with Lead Free

"RoHS COMPLAINCE"

V=15u" Gold on Contact Area with

Lead Free "RoHS COMPLAINCE"

40=80 Pos

All specification & dimensions are subject to change, please call your nearest Foxconn sales representative for update information.

Recommended Resources

Complementary lighting control circuit diagram

Gyro amplifier circuit

BX3 series AC arc welding machine circuit a

Improved monostable practical circuit f

Simple electronic keyboard circuit

gas leak alarm

After adding chipscope cdc file to ISE, map takes about 6 hours: After adding chipscope cdc file to ISE, the map takes about 6 hours, which is too long. What should I do? Device: zedboard 7020...; koanzhongxue FPGA/CPLD

hs1101: When hs1101 was collecting humidity, I connected HS1101 to the board through two leads, but I found that the lead lengths were different and the collected data had a difference of 8%RH. Did the leads ...; flybaby Embedded System

MSP430F5438 study notes FLAHS operation: [i=s]This post was last edited by Aguilera on 2017-6-29 21:30[/i] [b][size=18px]1. Introduction[/size][/b][align=left][color=#000][font=Helvetica, Tahoma, Arial, sans-serif][size=14px]The internal FLA...; Aguilera Microcontroller MCU

Is anyone using CE6.0 R3? My Silverlight sample program can't be compiled. The environment variable SYSGEN_SAMPLEXAMLPERF is set to 1.: Is anyone using CE6.0 R3? My Silverlight sample program can't be compiled. The environment variable SYSGEN_SAMPLEXAMLPERF is set to 1....; jgj Embedded System

Reduce the allegro brd layout file version from 17.2 to 16.6: [i=s] This post was last edited by yepeda on 2019-5-5 17:26 [/i] [color=#000][backcolor=rgb(252, 252, 252)][font="]Due to the strict restrictions on cadence versions, once upgraded to a higher version...; yepeda PCB Design

Ask for help after dsp program expansion: After C54x program memory expansion, when ovly=1, are the contents of 20000h and 30000h the same? How to judge?...; cumter DSP and ARM Processors

Popular Components