EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-9561302HYA

Description
x8 SRAM
File Size110KB,12 Pages
ManufacturerASI [ASI Semiconductor, Inc]
Download Datasheet View All

5962-9561302HYA Overview

x8 SRAM

SRAM
Austin Semiconductor, Inc.
512K x 8 SRAM
Ultra Low Power SRAM
AVAILABLE AS MILITARY
SPECIFICATION
• SMD 5962-95613
1,2
• MIL STD-883
1
AS5C4009LL
PIN ASSIGNMENT
(Top View)
32-Pin DIP, 32-Pin SOJ
& 32-Pin TSOP
FEATURES
• Ultra Low Power with 2V Data Retention
(0.2mW MAX worst case Power-down standby)
• Fully Static, No Clocks
• Single +5V ±10% power supply
• Easy memory expansion with CE\ and OE\ options
• All inputs and outputs are TTL-compatible
• Three state outputs
• Operating temperature range:
Ceramic -55
o
C to +125
o
C & -40
o
C to +85
o
C
Plastic
-40
o
C to +85
o
C
3
1. Not applicable to plastic package
2. Applies to CW package only.
3. Contact factory for -55
o
C to +125
o
C
A18
A16
A14
A12
A7
A6
A5
A4
A3
A2
A1
A0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
Vcc
A15
A17
WE\
A13
A8
A9
A11
OE\
A10
CE\
I/08
I/07
I/06
I/05
I/04
OPTIONS
• Timing
55ns access
70ns access
85ns access
100ns access
• Packages
Ceramic Dip (600 mil)
Ceramic SOJ
5
Plastic TSOP
MARKING
-55
4
-70
-85
-100
CW
ECJ
DG
No. 112
No. 502
No. 1002
I/01
I/02
I/03
Vss
4. For DG package, contact factory
5. Contact Factory
NOTE:
Not all combinations of operating temperature, speed, data retention and low power are
necessarily available. Please contact the factory for availability of specific part number
combinations.
GENERAL DESCRIPTION
The AS5C4009LL is organized as 524,288 x 8 SRAM utilizing a
special ultra low power design process. ASI’s pinout adheres to the
JEDEC standard for pinout on 4 megabit SRAMs. The evolutionary 32
pin version allows for easy upgrades from the 1 meg SRAM design.
For flexibility in memory applications, ASI offers chip enable (CE\)
and output enable (OE\) capabilities. These features can place the
outputs in High-Z for additional flexibility in system design.
This devices operates from a single +5V power supply and all
inputs and outputs are fully TTL-compatible.
Writing to these devices is accomplished when write enable (WE\)
and CE\ inputs are both LOW. Reading is accomplished when WE\
remains HIGH and CE\ and OE\ go LOW. The device offers a re-
duced power standby mode when disabled, by lowering VCC to 2V and
maintaining CE\ = 2V. This allows system designers to meet ultra low
standby power requirements.
AS5C4009LL
Rev. 4.0 2/01
Pin Name
WE\
CE\
OE\
A0 - A18
I/O1 - I/O8
Vcc
Vss
Function
Write Enable Input
Chip Select Input
Output Enable Input
Address Inputs
Data Inputs/Outputs
Power
Ground
For more products and information
please visit our web site at
www.austinsemiconductor.com
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
1
430 wind and solar system
Dear masters:I recently wanted to use 430 to do a project, and I thought of using LED lights as the load of the scenery system.Please help me analyze whether this project is innovative. In addition, w...
sunxg Microcontroller MCU
I found that the playback speed of 91program's gif animation class is too slow. Is there any solution?
My environment is WinCE5.0. I used the gif animation class from the 91program blog: http://blog.eeworld.net/91program/archive/2007/12/06/1920524.aspx. When playing the animation, I found that the play...
天津MC Embedded System
Design and Implementation of Xilinx PCI Express Core Bus Interface Master DMA
Xilinx's Virtex-5/6/7 series FPGAs provide PCIE IP cores, which solidify the relevant designs of the physical layer and data link layer in the core and open the transaction layer interface to users. W...
happyeveryday FPGA/CPLD
Design and simulation of LC balun
[i=s]This post was last edited by qwqwqw2088 on 2019-11-21 11:52[/i]Balun (Balun: Balance-UnBalance) can achieve the conversion between single-ended and differential structures. However, the cheapest ...
qwqwqw2088 RF/Wirelessly
【Silicon Labs Development Kit Review 01】+_PG22 Preliminary Study
[i=s]This post was last edited by jone5 on 2021-7-27 21:58[/i]The purpose of applying for this kit is to make a tooling fixture, with the goal of understanding the chip's additional clock, IO, ADC, PW...
jone5 Development Kits Review Area
About Graduate Supervisors
What are your graduate supervisors like? My supervisor is very nice and responsible to me. I don’t know if he is too responsible or if he is bored at home, but he criticized me harshly when he was hel...
hellomankind Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2549  2135  1523  2430  996  52  43  31  49  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号