EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-9957201QTB

Description
QPro Virtex 2.5V QML High-Reliability FPGAs
File Size230KB,31 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet View All

5962-9957201QTB Overview

QPro Virtex 2.5V QML High-Reliability FPGAs

7
0
R
QPro Virtex 2.5V QML
High-Reliability FPGAs
0
2
DS002 (v1.5) December 5, 2001
Preliminary Product Specification
0.22
µm
5-layer metal process
100% factory tested
Available to Standard Microcircuit Drawings
-
-
-
-
5962-99572 for XQV300
5962-99573 for XQV600
5962-99574 for XQV1000
Contact Defense Supply Center Columbus (DSCC)
for more information at
http://www.dscc.dla.mil
Features
Certified to MIL-PRF-38535 (Qualified Manufacturer
Listing)
Guaranteed over the full military temperature range
(–55°C to +125°C)
Ceramic and Plastic Packages
Fast, high-density Field-Programmable Gate Arrays
-
-
-
-
-
-
-
Densities from 100K to 1M system gates
System performance up to 200 MHz
Hot-swappable for Compact PCI
16 high-performance interface standards
Connects directly to ZBTRAM devices
Four dedicated delay-locked loops (DLLs) for
advanced clock control
Four primary low-skew global clock distribution
nets, plus 24 secondary global nets
LUTs configurable as 16-bit RAM, 32-bit RAM,
16-bit dual-ported RAM, or 16-bit Shift Register
Configurable synchronous dual-ported 4K-bit
RAMs
Fast interfaces to external high-performance RAMs
Dedicated carry logic for high-speed arithmetic
Dedicated multiplier support
Cascade chain for wide-input functions
Abundant registers/latches with clock enable, and
dual synchronous/asynchronous set and reset
Internal 3-state bussing
IEEE 1149.1 boundary-scan logic
Die-temperature sensing device
Description
The QPro™ Virtex™ FPGA family delivers high-perfor-
mance, high-capacity programmable logic solutions. Dra-
matic increases in silicon efficiency result from optimizing
the new architecture for place-and-route efficiency and
exploiting an aggressive 5-layer-metal 0.22
µm
CMOS pro-
cess. These advances make QPro Virtex FPGAs powerful
and flexible alternatives to mask-programmed gate arrays.
The Virtex family comprises the four members shown in
Table 1.
Building on experience gained from previous generations of
FPGAs, the Virtex family represents a revolutionary step
forward in programmable logic design. Combining a wide
variety of programmable system features, a rich hierarchy of
fast, flexible interconnect resources, and advanced process
technology, the QPro Virtex family delivers a high-speed
and high-capacity programmable logic solution that
enhances design flexibility while reducing time-to-market.
Refer to the
“Virtex™ 2.5V Field Programmable Gate
Arrays”
commercial data sheet for more information on
device architecture and timing specifications.
Multi-standard SelectI/O™ interfaces
Built-in clock-management circuitry
Hierarchical memory system
-
-
-
Flexible architecture that balances speed and density
-
-
-
-
-
-
-
Supported by FPGA Foundation™ and Alliance
Development Systems
-
-
Complete support for Unified Libraries, Relationally
Placed Macros, and Design Manager
Wide selection of PC and workstation platforms
Unlimited reprogrammability
Four programming modes
© 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
SRAM-based in-system configuration
-
-
DS002 (v1.5) December 5, 2001
Preliminary Product Specification
www.xilinx.com
1-800-255-7778
1
【Video sharing】TI SimpleLink——Easy and fast wireless connection solution
TI engineer Dan introduces TI SimpleLink wireless connectivity solution to you, which can help you simplify a lot of certification and development work and accelerate your product's time to market. [f...
德州仪器_视频 RF/Wirelessly
Spend all your E-coins to buy books
Books are the ladder of human progress. Without books, I always feel something is missing. I have to show what I bought according to the E-coin agreement. I am no exception. First of all, thank EEWORL...
ddllxxrr Energy Infrastructure?
Confusion about ID--liushzzz
[size=5][color=red][u]What on earth is this person liushzzz[/u]doing? [/color][/size] [size=5][color=red]He posted these rubbish posts in the forum, [/color][/size] [size=5][color=red]I registered an ...
zqzq501311 Suggestions & Announcements
Dear gods, please explain.
Why can't my buttons control the mode of the running lights? Solve. . . . #include#include"intrinsics.h" //#include"in430.h" /* * main.c */ int main(void) { WDTCTL = WDTPW | WDTHOLD; // Stop watchdog ...
HI唐辉 Embedded System
Host pic16lf1503 slave cmt2300a spi communication
/****Serial communication initialization***/ void spi_init() { TRISC2=0;//SDO is set to output TRISC5=0;//CSB is set to output TRISC3=0;//FCSB is set to output TRISC0=0;//SCK is set to output TRISC1=1...
吴志雄 Microchip MCU
STM32F103VE SPI3 usage consultation
Question to the moderator:1. All three SPI interfaces need to be connected to 5V peripherals (a total of 12 AD9835s). SPI1 and SPI2 can be set to open drain and pulled up to 5V externally with resisto...
klgmvidob stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 998  2606  1034  118  604  21  53  3  13  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号