EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-9957301NUA

Description
QPro Virtex 2.5V QML High-Reliability FPGAs
CategoryProgrammable logic devices    Programmable logic   
File Size230KB,31 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet Parametric View All

5962-9957301NUA Overview

QPro Virtex 2.5V QML High-Reliability FPGAs

5962-9957301NUA Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Parts packaging codeBGA
package instructionLBGA, BGA432,31X31,50
Contacts432
Reach Compliance Codecompli
ECCN code3A001.A.2.C
Combined latency of CLB-Max0.8 ns
JESD-30 codeS-PBGA-B432
JESD-609 codee0
length40 mm
Configurable number of logic blocks3456
Equivalent number of gates661111
Number of entries316
Number of logical units15552
Output times316
Number of terminals432
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize661111 GATES
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Encapsulate equivalent codeBGA432,31X31,50
Package shapeSQUARE
Package formGRID ARRAY, LOW PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply1.2/3.6,2.5 V
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Certification statusNot Qualified
Filter levelMIL-PRF-38535
Maximum seat height1.7 mm
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width40 mm
Base Number Matches1
7
0
R
QPro Virtex 2.5V QML
High-Reliability FPGAs
0
2
DS002 (v1.5) December 5, 2001
Preliminary Product Specification
0.22
µm
5-layer metal process
100% factory tested
Available to Standard Microcircuit Drawings
-
-
-
-
5962-99572 for XQV300
5962-99573 for XQV600
5962-99574 for XQV1000
Contact Defense Supply Center Columbus (DSCC)
for more information at
http://www.dscc.dla.mil
Features
Certified to MIL-PRF-38535 (Qualified Manufacturer
Listing)
Guaranteed over the full military temperature range
(–55°C to +125°C)
Ceramic and Plastic Packages
Fast, high-density Field-Programmable Gate Arrays
-
-
-
-
-
-
-
Densities from 100K to 1M system gates
System performance up to 200 MHz
Hot-swappable for Compact PCI
16 high-performance interface standards
Connects directly to ZBTRAM devices
Four dedicated delay-locked loops (DLLs) for
advanced clock control
Four primary low-skew global clock distribution
nets, plus 24 secondary global nets
LUTs configurable as 16-bit RAM, 32-bit RAM,
16-bit dual-ported RAM, or 16-bit Shift Register
Configurable synchronous dual-ported 4K-bit
RAMs
Fast interfaces to external high-performance RAMs
Dedicated carry logic for high-speed arithmetic
Dedicated multiplier support
Cascade chain for wide-input functions
Abundant registers/latches with clock enable, and
dual synchronous/asynchronous set and reset
Internal 3-state bussing
IEEE 1149.1 boundary-scan logic
Die-temperature sensing device
Description
The QPro™ Virtex™ FPGA family delivers high-perfor-
mance, high-capacity programmable logic solutions. Dra-
matic increases in silicon efficiency result from optimizing
the new architecture for place-and-route efficiency and
exploiting an aggressive 5-layer-metal 0.22
µm
CMOS pro-
cess. These advances make QPro Virtex FPGAs powerful
and flexible alternatives to mask-programmed gate arrays.
The Virtex family comprises the four members shown in
Table 1.
Building on experience gained from previous generations of
FPGAs, the Virtex family represents a revolutionary step
forward in programmable logic design. Combining a wide
variety of programmable system features, a rich hierarchy of
fast, flexible interconnect resources, and advanced process
technology, the QPro Virtex family delivers a high-speed
and high-capacity programmable logic solution that
enhances design flexibility while reducing time-to-market.
Refer to the
“Virtex™ 2.5V Field Programmable Gate
Arrays”
commercial data sheet for more information on
device architecture and timing specifications.
Multi-standard SelectI/O™ interfaces
Built-in clock-management circuitry
Hierarchical memory system
-
-
-
Flexible architecture that balances speed and density
-
-
-
-
-
-
-
Supported by FPGA Foundation™ and Alliance
Development Systems
-
-
Complete support for Unified Libraries, Relationally
Placed Macros, and Design Manager
Wide selection of PC and workstation platforms
Unlimited reprogrammability
Four programming modes
© 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
SRAM-based in-system configuration
-
-
DS002 (v1.5) December 5, 2001
Preliminary Product Specification
www.xilinx.com
1-800-255-7778
1
Please recommend some mobile phones or PDAs with USB HOST, no price limit, thank you!
As the title says, first of all thank you!...
dhmgwb333 Embedded System
Practical application of high-speed dome cameras - highway applications
Keywords: [b]High-speed dome[/b] Urban road monitoring requires cameras to quickly detect and capture abnormal points, accurately locate, enlarge monitoring images and record synchronously. [url=http:...
yucooxfj Industrial Control Electronics
Create a flexible EDGE data receiver(Part 3)
EDGE in softwareEnabling a fully-software EDGE data receiver implementation has many advantages. Design can be iterated without effecting the terminal''s hardware design while optimizing for performan...
JasonYoo RF/Wirelessly
Solar controller, everyone come and help!
I recently made a solar energy device. I checked various materials. According to the actual objects, papers, and online materials, I still feel that there are many problems. I hope experienced brother...
零下12度半 Power technology
How digital set-top boxes work
[i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:01[/i][size=9pt]Introduction to the principle of digital set-top box [font=??][size=9pt] Introduction to set-top box ([/size][/font][fo...
songbo Mobile and portable
MTK chip font replacement method
There are two hardware versions of the Philips s800 CPU-6217, and the motherboard is the same. The main difference is the font library used: one font library model is: 71pl129jb0, and the motherboard ...
realchip Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1250  1379  786  661  2021  26  28  16  14  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号