EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-9957301QYB

Description
QPro Virtex 2.5V QML High-Reliability FPGAs
File Size230KB,31 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet View All

5962-9957301QYB Overview

QPro Virtex 2.5V QML High-Reliability FPGAs

7
0
R
QPro Virtex 2.5V QML
High-Reliability FPGAs
0
2
DS002 (v1.5) December 5, 2001
Preliminary Product Specification
0.22
µm
5-layer metal process
100% factory tested
Available to Standard Microcircuit Drawings
-
-
-
-
5962-99572 for XQV300
5962-99573 for XQV600
5962-99574 for XQV1000
Contact Defense Supply Center Columbus (DSCC)
for more information at
http://www.dscc.dla.mil
Features
Certified to MIL-PRF-38535 (Qualified Manufacturer
Listing)
Guaranteed over the full military temperature range
(–55°C to +125°C)
Ceramic and Plastic Packages
Fast, high-density Field-Programmable Gate Arrays
-
-
-
-
-
-
-
Densities from 100K to 1M system gates
System performance up to 200 MHz
Hot-swappable for Compact PCI
16 high-performance interface standards
Connects directly to ZBTRAM devices
Four dedicated delay-locked loops (DLLs) for
advanced clock control
Four primary low-skew global clock distribution
nets, plus 24 secondary global nets
LUTs configurable as 16-bit RAM, 32-bit RAM,
16-bit dual-ported RAM, or 16-bit Shift Register
Configurable synchronous dual-ported 4K-bit
RAMs
Fast interfaces to external high-performance RAMs
Dedicated carry logic for high-speed arithmetic
Dedicated multiplier support
Cascade chain for wide-input functions
Abundant registers/latches with clock enable, and
dual synchronous/asynchronous set and reset
Internal 3-state bussing
IEEE 1149.1 boundary-scan logic
Die-temperature sensing device
Description
The QPro™ Virtex™ FPGA family delivers high-perfor-
mance, high-capacity programmable logic solutions. Dra-
matic increases in silicon efficiency result from optimizing
the new architecture for place-and-route efficiency and
exploiting an aggressive 5-layer-metal 0.22
µm
CMOS pro-
cess. These advances make QPro Virtex FPGAs powerful
and flexible alternatives to mask-programmed gate arrays.
The Virtex family comprises the four members shown in
Table 1.
Building on experience gained from previous generations of
FPGAs, the Virtex family represents a revolutionary step
forward in programmable logic design. Combining a wide
variety of programmable system features, a rich hierarchy of
fast, flexible interconnect resources, and advanced process
technology, the QPro Virtex family delivers a high-speed
and high-capacity programmable logic solution that
enhances design flexibility while reducing time-to-market.
Refer to the
“Virtex™ 2.5V Field Programmable Gate
Arrays”
commercial data sheet for more information on
device architecture and timing specifications.
Multi-standard SelectI/O™ interfaces
Built-in clock-management circuitry
Hierarchical memory system
-
-
-
Flexible architecture that balances speed and density
-
-
-
-
-
-
-
Supported by FPGA Foundation™ and Alliance
Development Systems
-
-
Complete support for Unified Libraries, Relationally
Placed Macros, and Design Manager
Wide selection of PC and workstation platforms
Unlimited reprogrammability
Four programming modes
© 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
SRAM-based in-system configuration
-
-
DS002 (v1.5) December 5, 2001
Preliminary Product Specification
www.xilinx.com
1-800-255-7778
1
How to program a microcontroller well (4)
7. #ifndef in header files ------------ Never ignore #ifndef in header files. This is a critical thing. For example, you have two C files, and both of them include the same header file. When compiling...
yuandayuan6999 MCU
Where is the high-frequency data?
I personally think that high-frequency knowledge should have a separate section in the world of electronic information engineering. This is not easy to do, but I think there can be this section. If th...
ganyong0721 Suggestions & Announcements
Debugging Vxworks with trace32
In the tornado environment, I compile and generate vxworks in the command line. When debugging in the trace32 environment, how can I see the source code for tracing and debugging?...
simple_fly Real-time operating system RTOS
Make an active speaker out of a baby bottle
[table=98%,#ffffff][tr][td=1,1,24%]从网上看到的用奶瓶DIY音箱,觉得好有趣,于是摘下来和大家分享。 [img]http://www.diytd.com/uploadfile/20071205162350572.jpeg[/img] [img]http://www.diytd.com/uploadfile/20071205162401463.jpeg[/img][...
yuandayuan6999 DIY/Open Source Hardware
CDMA1x Mobile Vehicle Video Surveillance Management System
[size=2][color=#000000]1 Design requirements[/color][/size][size=2][color=#000000]1.1 Technical design requirements[/color][/size][list][*][size=2]Use 2-card or 4-card CDMA1x wireless network for real...
ljy_8247 Industrial Control Electronics
Conjecture about Wince->WM
I would like to ask the experts in the forum, if I want to copy the upper layer of WM, such as the registry and applications directly into the wince project, can I get all the applications and interfa...
百胜电子 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1327  749  2908  2320  187  27  16  59  47  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号