EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-9957401NNC

Description
QPro Virtex 2.5V QML High-Reliability FPGAs
File Size230KB,31 Pages
ManufacturerXILINX
Websitehttps://www.xilinx.com/
Download Datasheet View All

5962-9957401NNC Overview

QPro Virtex 2.5V QML High-Reliability FPGAs

7
0
R
QPro Virtex 2.5V QML
High-Reliability FPGAs
0
2
DS002 (v1.5) December 5, 2001
Preliminary Product Specification
0.22
µm
5-layer metal process
100% factory tested
Available to Standard Microcircuit Drawings
-
-
-
-
5962-99572 for XQV300
5962-99573 for XQV600
5962-99574 for XQV1000
Contact Defense Supply Center Columbus (DSCC)
for more information at
http://www.dscc.dla.mil
Features
Certified to MIL-PRF-38535 (Qualified Manufacturer
Listing)
Guaranteed over the full military temperature range
(–55°C to +125°C)
Ceramic and Plastic Packages
Fast, high-density Field-Programmable Gate Arrays
-
-
-
-
-
-
-
Densities from 100K to 1M system gates
System performance up to 200 MHz
Hot-swappable for Compact PCI
16 high-performance interface standards
Connects directly to ZBTRAM devices
Four dedicated delay-locked loops (DLLs) for
advanced clock control
Four primary low-skew global clock distribution
nets, plus 24 secondary global nets
LUTs configurable as 16-bit RAM, 32-bit RAM,
16-bit dual-ported RAM, or 16-bit Shift Register
Configurable synchronous dual-ported 4K-bit
RAMs
Fast interfaces to external high-performance RAMs
Dedicated carry logic for high-speed arithmetic
Dedicated multiplier support
Cascade chain for wide-input functions
Abundant registers/latches with clock enable, and
dual synchronous/asynchronous set and reset
Internal 3-state bussing
IEEE 1149.1 boundary-scan logic
Die-temperature sensing device
Description
The QPro™ Virtex™ FPGA family delivers high-perfor-
mance, high-capacity programmable logic solutions. Dra-
matic increases in silicon efficiency result from optimizing
the new architecture for place-and-route efficiency and
exploiting an aggressive 5-layer-metal 0.22
µm
CMOS pro-
cess. These advances make QPro Virtex FPGAs powerful
and flexible alternatives to mask-programmed gate arrays.
The Virtex family comprises the four members shown in
Table 1.
Building on experience gained from previous generations of
FPGAs, the Virtex family represents a revolutionary step
forward in programmable logic design. Combining a wide
variety of programmable system features, a rich hierarchy of
fast, flexible interconnect resources, and advanced process
technology, the QPro Virtex family delivers a high-speed
and high-capacity programmable logic solution that
enhances design flexibility while reducing time-to-market.
Refer to the
“Virtex™ 2.5V Field Programmable Gate
Arrays”
commercial data sheet for more information on
device architecture and timing specifications.
Multi-standard SelectI/O™ interfaces
Built-in clock-management circuitry
Hierarchical memory system
-
-
-
Flexible architecture that balances speed and density
-
-
-
-
-
-
-
Supported by FPGA Foundation™ and Alliance
Development Systems
-
-
Complete support for Unified Libraries, Relationally
Placed Macros, and Design Manager
Wide selection of PC and workstation platforms
Unlimited reprogrammability
Four programming modes
© 2001 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
SRAM-based in-system configuration
-
-
DS002 (v1.5) December 5, 2001
Preliminary Product Specification
www.xilinx.com
1-800-255-7778
1
DaVinci Platform RoadMap
The above picture shows the Roadmap of TI DaVinci processor family. The DM37xx and DM LP (low power) series are under the responsibility of Sitara product line in China....
liling DSP and ARM Processors
Tms320F2812 connection problem
The newly welded board has the following problems. Please help me. Thank you. Error connecting to the target: Error 0x00001200/-1166 Error during: OCS, Target, Lost processor clock. Device may be oper...
l313553 DSP and ARM Processors
ADC10 continuous sampling problem
int temp[count]; void main() { WDTCTL=WDTPW+WDTHOLD; ADC10_init(); _EINT(); while(1) { ADC10CTL0 |= ENC + ADC10SC; // Sampling and conversion start __delay_cycles(1000); } void ADC10_init(void) { ADC1...
yumin Microcontroller MCU
mkjf.jffs2 problem encountered by S3C44B0+uClinux+jffs2
Hardware development environment: s3c44b0+sst39LF160 (norflash) Software environment: uClinux (2.4) According to the information found on the Internet, the partitions have been transplanted. However, ...
zijin99 Linux and Android
How to make Char[8] correspond to Int[4] one by one? That is, the address of Char[0] is the same as the address of Int[0]
RT, do not use #define Int[i] Char[i*2]*0x100+zero[i*2-1]...
请求权 Embedded System
Please help me modify the simulation diagram of this programmable amplifier circuit
Use counter and analog switch CD4066 to design a gain adjustable amplifier circuit , and use MULTISIM to simulate .Here are the original circuit diagram and the circuit diagram I designed. Please help...
donkey5522 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2514  1743  2053  1747  825  51  36  42  17  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号