5962-9957401NZB datasheet, PDF

Datasheet> All Categories > 5962-9957401NZB

Preview

5962-9957401NZB: DescriptionQPro Virtex 2.5V QML High-Reliability FPGAs; File Size230KB，31 Pages; ManufacturerXILINX; Websitehttps://www.xilinx.com/

Download Datasheet View All

5962-9957401NZB Overview

QPro Virtex 2.5V QML High-Reliability FPGAs

Preview

Download Datasheet

View All

QPro Virtex 2.5V QML

High-Reliability FPGAs

DS002 (v1.5) December 5, 2001

Preliminary Product Specification

•

0.22

µm

5-layer metal process

100% factory tested

Available to Standard Microcircuit Drawings

5962-99572 for XQV300

5962-99573 for XQV600

5962-99574 for XQV1000

Contact Defense Supply Center Columbus (DSCC)

for more information at

http://www.dscc.dla.mil

Features

•

Certified to MIL-PRF-38535 (Qualified Manufacturer

Listing)

Guaranteed over the full military temperature range

(–55°C to +125°C)

Ceramic and Plastic Packages

Fast, high-density Field-Programmable Gate Arrays

•

Densities from 100K to 1M system gates

System performance up to 200 MHz

Hot-swappable for Compact PCI

16 high-performance interface standards

Connects directly to ZBTRAM devices

Four dedicated delay-locked loops (DLLs) for

advanced clock control

Four primary low-skew global clock distribution

nets, plus 24 secondary global nets

LUTs configurable as 16-bit RAM, 32-bit RAM,

16-bit dual-ported RAM, or 16-bit Shift Register

Configurable synchronous dual-ported 4K-bit

RAMs

Fast interfaces to external high-performance RAMs

Dedicated carry logic for high-speed arithmetic

Dedicated multiplier support

Cascade chain for wide-input functions

Abundant registers/latches with clock enable, and

dual synchronous/asynchronous set and reset

Internal 3-state bussing

IEEE 1149.1 boundary-scan logic

Die-temperature sensing device

Description

The QPro™ Virtex™ FPGA family delivers high-perfor-

mance, high-capacity programmable logic solutions. Dra-

matic increases in silicon efficiency result from optimizing

the new architecture for place-and-route efficiency and

exploiting an aggressive 5-layer-metal 0.22

µm

CMOS pro-

cess. These advances make QPro Virtex FPGAs powerful

and flexible alternatives to mask-programmed gate arrays.

The Virtex family comprises the four members shown in

Table 1.

Building on experience gained from previous generations of

FPGAs, the Virtex family represents a revolutionary step

forward in programmable logic design. Combining a wide

variety of programmable system features, a rich hierarchy of

fast, flexible interconnect resources, and advanced process

technology, the QPro Virtex family delivers a high-speed

and high-capacity programmable logic solution that

enhances design flexibility while reducing time-to-market.

Refer to the

“Virtex™ 2.5V Field Programmable Gate

Arrays”

commercial data sheet for more information on

device architecture and timing specifications.

Multi-standard SelectI/O™ interfaces

Built-in clock-management circuitry

Hierarchical memory system

•

Flexible architecture that balances speed and density

•

Supported by FPGA Foundation™ and Alliance

Development Systems

Complete support for Unified Libraries, Relationally

Placed Macros, and Design Manager

Wide selection of PC and workstation platforms

Unlimited reprogrammability

Four programming modes

http://www.xilinx.com/legal.htm.

All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

•

SRAM-based in-system configuration

DS002 (v1.5) December 5, 2001

Preliminary Product Specification

www.xilinx.com

1-800-255-7778

Recommended Resources

Typical application diagram of KJ004-wiring diagram and waveform diagram

Low power consumption timing circuit

Gas and smoke alarm circuits with intermittent alarms

Basic application standard application circuit diagram of the MAX736 series

Direct optical coupling isolation amplifier circuit

QM9403 three-phase motor protection circuit

MSP430F5529 cannot enter interrupt: The timer generates a PWM square wave output to P1.4, and then S1 controls the duty cycle of the PWM wave s1---p1.7TA0CCR3----P1.4 (There is no problem with generating PWM wave and controlling the dut...; HZl_ Microcontroller MCU

Embedded Linux serial port application programming serial port configuration: The serial port settings mainly involve setting the member values of the struct termios structure, as shown below: [align=left][backcolor=rgb(204, 204, 204)] ＃includestruct termios { unsigned short c_...; farsight2009 Linux and Android

Please tell me the relationship between the P4CPU 32-bit address bus and 64-bit data bus, and how they work.: As the title says. Also: Is access usually done through the address bus or the data bus? P4 has a 64-bit data bus, so why can 32-bit Windows only access 32 bits?...; leejiee Embedded System

The book "14 Years of Huawei R&D" can be exchanged for E-coins: The book I redeemed was written by the moderator of EDA365. I have been using Cadence, so I want to use it to improve my ability. Thanks to EEWORLD. :pleased:...; xxxlzjxxx Talking

[New version CH554 evaluation] --5.2, USB host routine learning and verification--code: [i=s]This post was last edited by yang_alex on 2018-5-19 00:44[/i] Qinheng provides the following two code files for USB HOST application: 1. USBHOST.C: CH554 USB host control transmission function de...; yang_alex MCU

Design of Data Acquisition System Based on PCI Bus: Design of Data Acquisition System Based on PCI Bus...; 安_然 Test/Measurement

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components