5962F8957701VYXC datasheet, PDF

Datasheet> All Categories > 5962F8957701VYXC

Preview

5962F8957701VYXC: DescriptionBCRTM; File Size1MB，61 Pages; ManufacturerETC

Download Datasheet View All

5962F8957701VYXC Overview

BCRTM

Preview

Download Datasheet

View All

UT1553 BCRTM

EATURES

Comprehensive MIL-STD-1553 dual-redundant Bus

Controller (BC) and Remote Terminal (RT) and

Monitor (M) functions

MIL-STD-1773 compatible

Multiple message processing capability in BC

Time tagging and message logging in RT and M modes

Automatic polling and intermessage delay in

BC mode

Programmable interrupt scheme and internally

generated interrupt history list

programmability

DMA memory interface with 64K addressability

Internal self-test

Radiation-hardened option available for 84-lead

flatpack package only

Remote terminal operations in ASD/ENASD-certified

(SEAFAC)

Available in 84-pin pingrid array, 84-lead flatpack, 84-

lead leadless chip-carrier

Standard Microcircuit Drawing 5962-89577 available

- QML Q and V compliant

REGISTERS

CONTROL

HIGH-PRIORITY

STD PRIORITY LEVEL

STD PRIORITY PULSE

STATUS

CURRENT BC (or M) BLOCK/

RT DESCRIPTOR SPACE

POLLING COMPARE

CLOCK &

RESET

LOGIC

INTERRUPT

HANDLER

BC PROTOCOL

MESSAGE

HANDLER

BUILT-IN-TEST WORD

CURRENT COMMAND

INTERRUPT LOG

LIST POINTER

HIGH-PRIORITY

INTERRUPT ENABLE

HIGH-PRIORITY

INTERRUPT STATUS

STANDARD INTERRUPT

ENABLE

RT/MONITOR

PROTOCOL &

MESSAGE

HANDLER

BUILT-

IN-

TEST

RT ADDRESS

BUILT-IN-TEST

START COMMAND

RESET COMMAND

RT TIMER

RESET COMMAND

MONITOR ADDRESS

CONTROL

MONITOR ADDRESS

SELECT (0-15)

ADDRESS

MONITOR ADDRESS

SELECT (16-31)

DATA

12MHz

MASTER

RESET

1553

DATA

CHANNEL

1553

DATA

CHANNEL

DUAL

CHANNEL

ENCODER/

DECODER

MODULE

PARALLEL-

TO-SERIAL

CONVER-

SION

BUS

TRANSFER

LOGIC

SERIAL-TO-

PARALLEL

CONVER-

SION

TIMERON

TIMEOUT

ADDRESS

GENERATOR

DMA/CPU

CONTROL

DMA ARBITRATION

DUAL-PORT MEMORY CONTROL

Figure 1. BCRTM Block Diagram

BCRTM-1

Table of Contents

1.0

INTRODUCTION

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3

1.1

1.2

1.3

2.0

3.0

4.0

5.0

Features - Remote Terminal (RT) Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3

Features - Bus Controller (BC) Mode. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .3

Features - Monitor (M) Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

PIN IDENTIFICATION AND DESCRIPTION

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

INTERNAL REGISTERS

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

SYSTEM OVERVIEW

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

SYSTEM INTERFACE.

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

5.1

5.2

5.3

5.4

5.6

6.0

DMA Transfers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20

Hardware Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21

CPU Interconnection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .21

RAM Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23

Transmitter/Receiver Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .23

RT Functional Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24

6.1.1 RT Subaddress Descriptor Definitions . . . . . . . . . . . . . . . . . . . . . . . . . .24

6.1.2 Message Status Word . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25

6.1.3 Mode Code Descriptor Definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26

RT Error Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28

RT Operational Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28

BC Functional Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30

Polling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31

BC Error Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .31

BC Operational Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32

BC Operational Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .33

Monitor Functional Operation. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35

Monitor Error Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35

Monitor Operational Sequence . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .35

REMOTE TERMINAL ARCHITECTURE.

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23

6.1

6.2

6.3

7.0

BUS CONTROLLER ARCHITECTURE

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29

7.1

7.2

7.3

7.4

7.5

8.0

MONITOR ARCHITECTURE

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

8.1

8.2

8.3

9.0

10.0

11.0

12.0

13.0

EXCEPTION HANDLING AND INTERRUPT LOGGING

. . . . . . . . . . . . . . . . . . . . . . . . 36

MAXIMUM AND RECOMMENDED OPERATING CONDITIONS

. . . . . . . . . . . . . . . . 40

DC ELECTRICAL CHARACTERISTICS

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

AC ELECTRICAL CHARACTERISTICS

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

PACKAGE OUTLINE DRAWINGS

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51

BCRTM-2

Recommended Resources

Two control circuits of the motor

Two-digit BCD addition and subtraction arithmetic unit

Circuit diagram of adding hands-free function to telephone

40W Hi-Fi Amplifier

Grid voltage fault protection indication circuit

Field output circuit: TA8403

[Help] ERRO prompted by program debugging: When the program was written, the following error message appeared during debugging:Error[e16]: Segment DATA16_Z (size: 0x10de align: 0x1) is too long for segment definition. At least 0x929 more bytes...; wwbinww Microcontroller MCU

Mfgtools tool to burn the image separately - Xunwei IMX6 development board device tree Android 6.0.1 system: Open the device tree version burning tool directory "android_m6.0.1_2.0.0_ga_tool_20190725" and modify cfg.ini as shown belowOpen the file "android_m6.0.1_2.0.0_ga_tool_20190725\mfgtools\Profiles\Linu...; 遥寄山川 ARM Technology

My suggestion: Electronic engineer sister, the atmosphere here is very good. The practical atmosphere is very strong. I think there should be some theoretical areas here, such as control theory. In terms of forum ma...; sjl2001 Suggestions & Announcements

Please help me find the error: I am a novice and just compiled a multiplier program, but there are always problems. I don’t know how to change it. The vhdl program is as follows: library IEEE; use IEEE.Std_logic_1164.all; ENTITY bo...; yuyang4812 Embedded System

There are always problems in VHDL to implement the simulation of the sine signal generator: ENTITY ddsc IS GENERIC ( freq_width : INTEGER := 32; phase_width : INTEGER := 12; adder_width : INTEGER := 32; romad_width : INTEGER := 10; rom_d_width : INTEGER := 10; freq_width: INTEGER := 32; phas...; eeleader-mcu FPGA/CPLD

Does anyone have the component library and package library for LPC175X?: As title...; gina MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components