EEWORLDEEWORLDEEWORLD

Part Number

Search

5962H9656101QCC

Description
Binary Counter, ACT Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, CMOS, CDIP16, SIDE-BRAZED, CERAMIC, DIP-16
Categorylogic    logic   
File Size261KB,11 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

5962H9656101QCC Overview

Binary Counter, ACT Series, Synchronous, Positive Edge Triggered, 4-Bit, Bidirectional, CMOS, CDIP16, SIDE-BRAZED, CERAMIC, DIP-16

5962H9656101QCC Parametric

Parameter NameAttribute value
MakerCobham PLC
package instructionDIP,
Reach Compliance Codeunknown
Counting directionBIDIRECTIONAL
seriesACT
JESD-30 codeR-CDIP-T16
JESD-609 codee4
Load/preset inputYES
Logic integrated circuit typeBINARY COUNTER
Operating modeSYNCHRONOUS
Number of digits4
Number of functions1
Number of terminals16
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)24 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class Q
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose1M Rad(Si) V
Trigger typePOSITIVE EDGE
width7.62 mm
minfmax71 MHz
Base Number Matches1
Standard Products
UT54ACS169/UT54ACTS169
4-Bit Up-Down Binary Counters
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
Fully synchronous operation for counting and programming
Internal look-ahead for fast counting
Carry output for n-bit cascading
Fully independent clock circuit
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 16-pin DIP
- 16-lead flatpack
UT54ACS169 - SMD 5962-96560
UT54ACTS169 - SMD 5962-96561
DESCRIPTION
The UT54ACS169 and the UT54ACTS169 are synchronous 4-
bit binary counters that feature an internal carry look-ahead for
cascading in high-speed counting applications. Synchronous
operation is provided by having all flip-flops clocked simulta-
neously so that the outputs change coincident with each other
when instructed by the count-enable inputs and internal gating.
Synchronous operation helps eliminate the output counting
spikes that are normally associated with asynchronous (ripple
clock) counters. The clock input triggers the four flip-flops on
the rising (positive-going) edge of the clock.
The counters are fully programmable (i.e., the outputs may each
be preset high or low). The load input circuitry allows loading
with the carry-enable output of cascaded counters. Loading is
synchronous; applying a low level at the load input disables the
counter and causes the outputs to agree with the data inputs after
the next clock pulse.
The carry look-ahead circuitry provides for cascaded counters
for n-bit synchronous application without additional gating. In-
strumental in accomplishing this function are two count-enable
inputs and a carry output. Assert both count enable inputs (ENP
and ENT) to count. The direction of the count is determined by
the level of the U/D input. When U/D is high, the counter counts
up; when low, it counts down. Input ENT is fed forward to
enable the carry output. The ripple carry output
RCO enables a low-level pulse while the count is zero (all inputs
low) counting down or maximum (15) counting up. The low-
level overflow carry pulse can be used to enable successive cas-
caded stages.
PINOUTS
16-Pin DIP
Top View
U/D
CLK
A
B
C
D
ENP
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
RCO
Q
A
Q
B
Q
C
Q
D
ENT
LOAD
16-Lead Flatpack
Top View
U/D
CLK
A
B
C
D
ENP
V
SS
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
V
DD
RCO
Q
A
Q
B
Q
C
Q
D
ENT
LOAD
Transitions at ENP or ENT are allowed regardless of the level
of the clock input.
The counters feature a fully independent clock circuit. Changes
at control inputs (ENP, ENT, LOAD, U/D) that modify the op-
erating mode have no effect on the contents of the counter until
clocking occurs. The function of the counter (whether enabled,
disabled, loading, or counting) will be dictated solely by the
conditions meeting the stable setup and hold times.
The devices are characterized over full military temperature
range of -55°C to +125°C.
1
Please teach me the research and application based on TI CC3200
[i=s] This post was last edited by 小甜瓜115 on 2016-3-10 18:13 [/i] I am an undergraduate student, and my graduation project is based on the research and application of CC3200. It is currently in the op...
小甜瓜115 RF/Wirelessly
Use a 1V AC power supply to drive a 1Ω resistor and a 1 ohm capacitor in series. What is the capacitor voltage?
The specific tips are as follows. The frequency of the AC power is not mentioned. Can it be regarded as a short-circuited capacitor with a voltage of 1v?...
天天1 Analogue and Mixed Signal
What types of anti-wear hydraulic oil are there? What are their characteristics?
(1) High zinc type (known as "conventional zinc type" abroad): The zinc content in the oil is ≥ 0.07%. This type is the main type of HM oil at home and abroad. It has the best wear resistance for stee...
迪迪科技Freestyle Automotive Electronics
Altera DDR3 IP call integrated PLL configuration failed
altera cyclonev calls ddr3 ip. After a long time of struggling, the result is still wrong. The software tells me that the pll is wrong, but in fact this pll is inside ddrip. I still can't find the rea...
flying~ FPGA/CPLD
The implementation of the MSP430 key falling edge trigger interrupt is inconsistent with expectations
[i=s] This post was last edited by Tiantian1 on 2017-8-21 15:27 [/i] The implementation of the interrupt triggered by the falling edge of the msp430 key is inconsistent with expectations. My original ...
天天1 Microcontroller MCU
[STM32WB55 Review] What are the differences between dual-core MCUs?
STM32WB55 is different. In addition to integrating wireless functions, it is also a rare dual-core MCU. Everyone can think of the benefits of dual-core, but it is not common for MCUs to use dual-core ...
cruelfox RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1462  2329  2052  46  2799  30  47  42  1  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号