EEWORLDEEWORLDEEWORLD

Part Number

Search

5962R9657801VCC

Description
D Flip-Flop, AC Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDIP20, SIDE BRAZED, CERAMIC, DIP-20
Categorylogic    logic   
File Size233KB,10 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

5962R9657801VCC Overview

D Flip-Flop, AC Series, 1-Func, Positive Edge Triggered, 8-Bit, True Output, CMOS, CDIP20, SIDE BRAZED, CERAMIC, DIP-20

5962R9657801VCC Parametric

Parameter NameAttribute value
MakerCobham PLC
package instructionSIDE BRAZED, CERAMIC, DIP-20
Reach Compliance Codeunknown
seriesAC
JESD-30 codeR-CDIP-T20
JESD-609 codee4
Logic integrated circuit typeD FLIP-FLOP
Number of digits8
Number of functions1
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)19 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height5.08 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose100k Rad(Si) V
Trigger typePOSITIVE EDGE
width7.62 mm
Base Number Matches1
Standard Products
UT54ACS273/UT54ACTS273
Octal D-Flip-Flops with Clear
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
Contains eight flip-flops with single-rail outputs
Buffered clock and direct clear inputs
Individual data input to each flip-flop
Applications include:
- Buffer/storage registers, shift registers, and pattern
generators
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 20-pin DIP
- 20-lead flatpack
UT54ACS273 - SMD 5962-96578
UT54ACTS273 - SMD 5962-96579
DESCRIPTION
The UT54ACS273 and the UT54ACTS273 are positive-edge-
triggered D-type flip-flops with a direct clear input.
Information at the D inputs meeting the setup time requirements
is transferred to the Q outputs on the positive-going edge of the
clock pulse. When the clock input is at either the high or low
level, the D input signal has no effect at the output.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
CLR
L
H
H
H
CLK
X
L
D
x
X
H
L
X
OUTPUTS
PINOUTS
20-Pin DIP
Top View
CLR
1Q
1D
2D
2Q
3Q
3D
4D
4Q
V
SS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
20-Lead Flatpack
Top View
CLR
1Q
1D
2D
2Q
3Q
3D
4D
4Q
V
SS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
LOGIC SYMBOL
Q
x
L
H
L
No change
CLR
CLK
1D
2D
3D
4D
5D
6D
7D
8D
(1)
(11)
(3)
(4)
(7)
(8)
(13)
(14)
(17)
(18)
1D
R
C1
(2)
(5)
(6)
1Q
2Q
3Q
(9)
4Q
(12)
5Q
(15)
6Q
(16)
7Q
(19)
8Q
1
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984
and IEC Publication 617-12.
Solve the hardware I2C write sequence inside G2
Looking at the I2C registers, we know that it has a special register to store the address of the slave device, but how to write the sub-address of the slave device? For example, if I want to control o...
465055608 Microcontroller MCU
Summary of the best posts from EEWORLD Forum in Week 15 (April 7-13) 2014
[align=left][font=微软雅黑][size=3]The following ranking is in no particular order. It is just a small review of the wonderful posts on the forum last week. The purpose is to help more netizens keep abrea...
eric_wang Integrated technical exchanges
Some professional books, hardware and software
[i=s]This post was last edited by hujaky on 2014-6-22 09:35[/i] Sold it or gave it away. If you need it, please contact me. Throwing it away is a waste. . ....
hujaky Buy&Sell
12864 clock
The time can be adjusted, minutes can be added or subtracted, hours can be added or subtracted, and seconds can be reset!...
houanchan MCU
When compiling uboot on Zedboard, it says "Your GCC is older than 6.0 and is not supported"
This error occurs because the official cross-compilation environment is a bit old. The solution is to re-make a cross-compilation environment or change [/size][/font][/color][font=微软雅黑][color=#333333]...
star_66666 FPGA/CPLD
2440 usb device development process
I am a newbie, and I would like to ask: What materials do I need to read for USB development? The development board I am using now is the UTU2440 development board from Yangchuang, which runs the UCOS...
KKKK111 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 881  1588  1364  2862  1280  18  32  28  58  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号