EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F9672001VXC

Description
ACT SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDFP14
Categorysemiconductor    logic   
File Size58KB,4 Pages
ManufacturerIntersil ( Renesas )
Websitehttp://www.intersil.com/cda/home/
Download Datasheet Compare View All

5962F9672001VXC Overview

ACT SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDFP14

ACTS280MS
January 1996
Radiation Hardened 9-Bit Odd/
Even Parity Generator Checker
Pinouts
14 PIN CERAMIC DUAL-IN-LINE
MIL-STD-1835 DESIGNATOR, CDIP2-T14,
LEAD FINISH C
TOP VIEW
I6 1
I7 2
NC 3
I8 4
EVEN 5
ODD 6
GND 7
14 VCC
13 I5
12 I4
11 I3
10 I2
9 I1
8 I0
Features
• Devices QML Qualified in Accordance with MIL-PRF-38535
• Detailed Electrical and Screening Requirements are Contained in
SMD# 5962-96720 and Intersil’ QM Plan
• 1.25 Micron Radiation Hardened SOS CMOS
• Total Dose . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >300K RAD (Si)
• Single Event Upset (SEU) Immunity: <1 x 10
-10
Errors/Bit/Day
(Typ)
• SEU LET Threshold . . . . . . . . . . . . . . . . . . . . . . . >100 MEV-cm
2
/mg
• Dose Rate Upset . . . . . . . . . . . . . . . . >10
11
RAD (Si)/s, 20ns Pulse
• Dose Rate Survivability . . . . . . . . . . . >10
12
RAD (Si)/s, 20ns Pulse
• Latch-Up Free Under Any Conditions
• Military Temperature Range . . . . . . . . . . . . . . . . . . -55
o
C to +125
o
C
• Significant Power Reduction Compared to ALSTTL Logic
• DC Operating Voltage Range . . . . . . . . . . . . . . . . . . . . 4.5V to 5.5V
• Input Logic Levels
- VIL = 0.8V Max
- VIH = VCC/2 Min
• Input Current
1µA at VOL, VOH
• Fast Propagation Delay . . . . . . . . . . . . . . . . 24ns (Max), 16ns (Typ)
14 PIN CERAMIC FLATPACK
MIL-STD-1835 DESIGNATOR, CDFP3-F14
LEAD FINISH C
TOP VIEW
I6
I7
NC
I8
EVEN
ODD
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VCC
I5
I4
I3
I2
I1
I0
Description
The Intersil ACTS280MS is a Radiation Hardened 9-bit odd/even parity
generator checker device. Both odd and even parity outputs are available
for generating or checking parity for words up to 9 bits long. Even parity
is indicated (EVEN output high) when an even number of data inputs are
high. Odd parity is indicated (ODD output high) when an odd number of
data inputs are high. Parity checking for larger words can be accom-
plished by tying EVEN output to any input of an additional ACTS280MS.
The ACTS280MS utilizes advanced CMOS/SOS technology to achieve
high-speed operation. This device is a member of a radiation hardened,
high-speed, CMOS/SOS Logic Family.
The ACTS280MS is supplied in a 14 lead Ceramic Flatpack (K suffix) or
a Ceramic Dual-In-Line Package (D suffix).
Ordering Information
PART NUMBER
5962F9672001VCC
5962F9672001VXC
ACTS280D/Sample
ACTS280K/Sample
ACTS280HMSR
TEMPERATURE RANGE
-55
o
C to +125
o
C
-55
o
C to +125
o
C
25
o
C
25
o
C
25
o
C
SCREENING LEVEL
MIL-PRF-38535 Class V
MIL-PRF-38535 Class V
Sample
Sample
Die
PACKAGE
14 Lead SBDIP
14 Lead Ceramic Flatpack
14 Lead SBDIP
14 Lead Ceramic Flatpack
Die
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com or 407-727-9207
|
Copyright
©
Intersil Corporation 1999
Spec Number
File Number
1
518827
3569.1

5962F9672001VXC Related Products

5962F9672001VXC 5962F9672001VCC ACTS280HMSR ACTS280K ACTS280D ACTS280MS
Description ACT SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDFP14 ACT SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14 ACT SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, UUC16 ACT SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14 ACT SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14 ACT SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14
Help!!!
How to install Cadence16.5?...
看客 PCB Design
lpcopen_2_14_1_keil_iar_lpcxpresso_54102 KEIL project problem
[i=s]This post was last edited by xueshawu on 2018-3-11 11:13[/i] Recently, I need to use NXP's LPC54102J512; I downloaded the lpcopen_2_14_1_keil_iar_lpcxpresso_54102 library from the NXP official we...
xueshawu NXP MCU
VHDL Edge Detection
[i=s] This post was last edited by dj狂人 on 2017-6-8 16:12 [/i] Hello everyone, I have encountered some difficulties and need help :Cry:. It is like this, I want to ask if it is possible to detect the ...
dj狂人 FPGA/CPLD
Discussion of Wireless Chargers
I have seen two chips for wireless chargers on a forum before, but I didn’t think much of it at the time. Recently, I saw information about the go standard on the Internet. I wonder what direction thi...
fangzhh2008 DIY/Open Source Hardware
Creation of files in tornado
When using fopen(path, "w"); to create a file, no matter the path is "C://1.conf" or directly "1.conf", the file creation will fail. I don't know what path should be used to create a file in tornado?...
shaohengwei Embedded System
Cadence Tutorial - Tsinghua University Microelectronics
Cadence tutorial, explained by Tsinghua University Microelectronics, suitable for beginners. [url]https://download.eeworld.com.cn/detail/fengfeishafss/551227[/url]...
快羊加鞭 Download Centre

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2535  1585  2460  927  1222  52  32  50  19  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号