LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20, CERAMIC, LCC-20
| Parameter Name | Attribute value |
| Is it Rohs certified? | incompatible |
| Maker | Motorola ( NXP ) |
| package instruction | CERAMIC, LCC-20 |
| Reach Compliance Code | unknown |
| series | LS |
| JESD-30 code | S-CQCC-N20 |
| JESD-609 code | e0 |
| length | 8.885 mm |
| Logic integrated circuit type | J-K FLIP-FLOP |
| Maximum Frequency@Nom-Sup | 30000000 Hz |
| MaximumI(ol) | 0.004 A |
| Number of digits | 2 |
| Number of functions | 2 |
| Number of terminals | 20 |
| Maximum operating temperature | 125 °C |
| Minimum operating temperature | -55 °C |
| Output polarity | COMPLEMENTARY |
| Package body material | CERAMIC, METAL-SEALED COFIRED |
| encapsulated code | QCCN |
| Encapsulate equivalent code | LCC20,.35SQ |
| Package shape | SQUARE |
| Package form | CHIP CARRIER |
| Peak Reflow Temperature (Celsius) | NOT SPECIFIED |
| power supply | 5 V |
| Maximum supply current (ICC) | 6 mA |
| propagation delay (tpd) | 42 ns |
| Certification status | Not Qualified |
| Filter level | 38535Q/M;38534H;883B |
| Maximum seat height | 1.9 mm |
| Maximum supply voltage (Vsup) | 5.5 V |
| Minimum supply voltage (Vsup) | 4.5 V |
| Nominal supply voltage (Vsup) | 5 V |
| surface mount | YES |
| technology | TTL |
| Temperature level | MILITARY |
| Terminal surface | Tin/Lead (Sn/Pb) |
| Terminal form | NO LEAD |
| Terminal pitch | 1.27 mm |
| Terminal location | QUAD |
| Maximum time at peak reflow temperature | NOT SPECIFIED |
| Trigger type | NEGATIVE EDGE |
| width | 8.885 mm |
| minfmax | 30 MHz |
| Base Number Matches | 1 |
| 54LS113A/B2AJC | JM38510/30104BDA | 3-1419104-9 | JM38510/30104BCA | |
|---|---|---|---|---|
| Description | LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20, CERAMIC, LCC-20 | J-K Flip-Flop, LS Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output, TTL, CDFP14, CERAMIC, FP-14 | Plastic sealed case available | LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERDIP-14 |
| Maker | Motorola ( NXP ) | Motorola ( NXP ) | - | Motorola ( NXP ) |
| package instruction | CERAMIC, LCC-20 | DFP, | - | DIP, |
| Reach Compliance Code | unknown | unknown | - | unknown |
| series | LS | LS | - | LS |
| JESD-30 code | S-CQCC-N20 | R-GDFP-F14 | - | R-GDIP-T14 |
| length | 8.885 mm | 9.65 mm | - | 19.495 mm |
| Logic integrated circuit type | J-K FLIP-FLOP | J-K FLIP-FLOP | - | J-K FLIP-FLOP |
| Number of digits | 2 | 2 | - | 2 |
| Number of functions | 2 | 2 | - | 2 |
| Number of terminals | 20 | 14 | - | 14 |
| Maximum operating temperature | 125 °C | 125 °C | - | 125 °C |
| Minimum operating temperature | -55 °C | -55 °C | - | -55 °C |
| Output polarity | COMPLEMENTARY | COMPLEMENTARY | - | COMPLEMENTARY |
| Package body material | CERAMIC, METAL-SEALED COFIRED | CERAMIC, GLASS-SEALED | - | CERAMIC, GLASS-SEALED |
| encapsulated code | QCCN | DFP | - | DIP |
| Package shape | SQUARE | RECTANGULAR | - | RECTANGULAR |
| Package form | CHIP CARRIER | FLATPACK | - | IN-LINE |
| propagation delay (tpd) | 42 ns | 42 ns | - | 42 ns |
| Certification status | Not Qualified | Not Qualified | - | Not Qualified |
| Maximum seat height | 1.9 mm | 2.15 mm | - | 5.08 mm |
| Maximum supply voltage (Vsup) | 5.5 V | 5.5 V | - | 5.5 V |
| Minimum supply voltage (Vsup) | 4.5 V | 4.5 V | - | 4.5 V |
| Nominal supply voltage (Vsup) | 5 V | 5 V | - | 5 V |
| surface mount | YES | YES | - | NO |
| technology | TTL | TTL | - | TTL |
| Temperature level | MILITARY | MILITARY | - | MILITARY |
| Terminal form | NO LEAD | FLAT | - | THROUGH-HOLE |
| Terminal pitch | 1.27 mm | 1.27 mm | - | 2.54 mm |
| Terminal location | QUAD | DUAL | - | DUAL |
| Trigger type | NEGATIVE EDGE | NEGATIVE EDGE | - | NEGATIVE EDGE |
| width | 8.885 mm | 6.415 mm | - | 7.62 mm |
| minfmax | 30 MHz | 30 MHz | - | 30 MHz |
京公网安备 11010802033920号
EEWORLD
