EEWORLDEEWORLDEEWORLD

Part Number

Search

5962G8957701VXX

Description
BCRTM
File Size1MB,61 Pages
ManufacturerETC
Download Datasheet View All

5962G8957701VXX Overview

BCRTM

UT1553 BCRTM
F
EATURES
p
Comprehensive MIL-STD-1553 dual-redundant Bus
p
p
p
p
p
Controller (BC) and Remote Terminal (RT) and
Monitor (M) functions
MIL-STD-1773 compatible
Multiple message processing capability in BC
Time tagging and message logging in RT and M modes
Automatic polling and intermessage delay in
BC mode
Programmable interrupt scheme and internally
generated interrupt history list
p
Register-oriented architecture to enhance
programmability
p
DMA memory interface with 64K addressability
p
Internal self-test
p
Radiation-hardened option available for 84-lead
flatpack package only
p
Remote terminal operations in ASD/ENASD-certified
(SEAFAC)
p
Available in 84-pin pingrid array, 84-lead flatpack, 84-
lead leadless chip-carrier
p
Standard Microcircuit Drawing 5962-89577 available
- QML Q and V compliant
REGISTERS
CONTROL
HIGH-PRIORITY
STD PRIORITY LEVEL
STD PRIORITY PULSE
STATUS
CURRENT BC (or M) BLOCK/
RT DESCRIPTOR SPACE
POLLING COMPARE
CLOCK &
RESET
LOGIC
INTERRUPT
HANDLER
BC PROTOCOL
&
MESSAGE
HANDLER
BUILT-IN-TEST WORD
CURRENT COMMAND
INTERRUPT LOG
LIST POINTER
HIGH-PRIORITY
INTERRUPT ENABLE
16
HIGH-PRIORITY
INTERRUPT STATUS
STANDARD INTERRUPT
ENABLE
16
RT/MONITOR
PROTOCOL &
MESSAGE
HANDLER
BUILT-
IN-
TEST
16
RT ADDRESS
BUILT-IN-TEST
START COMMAND
RESET COMMAND
RT TIMER
RESET COMMAND
MONITOR ADDRESS
CONTROL
MONITOR ADDRESS
SELECT (0-15)
ADDRESS
MONITOR ADDRESS
SELECT (16-31)
16
16
DATA
12MHz
MASTER
RESET
1553
DATA
CHANNEL
A
1553
DATA
CHANNEL
B
DUAL
CHANNEL
ENCODER/
DECODER
MODULE
PARALLEL-
TO-SERIAL
CONVER-
SION
16
BUS
TRANSFER
LOGIC
SERIAL-TO-
PARALLEL
CONVER-
SION
TIMERON
TIMEOUT
ADDRESS
GENERATOR
16
DMA/CPU
CONTROL
16
DMA ARBITRATION
REGISTER CONTROL
DUAL-PORT MEMORY CONTROL
Figure 1. BCRTM Block Diagram
BCRTM-1
Problems with EMP injection into triodes
[color=#333333][font="][size=14px]Why for transistors, some literatures say that under EMP injection, the failure mode of transistors is BE junction short circuit, but some literatures say that BC jun...
xmxxwyh Analog electronics
Ask a simple VHDL question, the signal line is assigned an initial value
I have an IO port P from a CPLD. I want it to be in a certain state (e.g. 0) when it is powered on. After it starts working, another signal S1, S2 triggers the state change of P. For example, P is 0 w...
sioca FPGA/CPLD
USB short body patch specification diagram useful take away
USB short body patch specification diagram...
qwqwqw2088 PCB Design
I don't know how to do the homework assigned by the teacher today. Can anyone give me some advice?
Experiment 3 Priority inheritance 1 Experimental purpose Master the strategy of embedded real-time operating system ?C/OS-II to solve priority inversion - the principle of priority inheritance. 2 Prin...
sanny777 Embedded System
What does the asterisk mean in Tiantong core material?
What do the asterisks in the picture mean?...
kankelo RF/Wirelessly
LP2950-50 does not produce 5V voltage
My goal is to convert 15V voltage to 5V voltage. I chose LP2950-50 as the voltage regulator. However, the input I tested was 15.8V (not exceeding the 30V specified in the data sheet), but the output v...
双子charming1 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2221  2472  2256  972  2165  45  50  46  20  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号