EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-8866201XX

Description
Standard SRAM, 32KX8, 100ns, CMOS, CDIP28,
Categorystorage    storage   
File Size165KB,22 Pages
ManufacturerTEMIC
Websitehttp://www.temic.de/
Download Datasheet Parametric View All

5962-8866201XX Overview

Standard SRAM, 32KX8, 100ns, CMOS, CDIP28,

5962-8866201XX Parametric

Parameter NameAttribute value
MakerTEMIC
package instructionDIP, DIP28,.6
Reach Compliance Codeunknown
Maximum access time100 ns
I/O typeCOMMON
JESD-30 codeR-XDIP-T28
memory density262144 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of terminals28
word count32768 words
character code32000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize32KX8
Output characteristics3-STATE
Package body materialCERAMIC
encapsulated codeDIP
Encapsulate equivalent codeDIP28,.6
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
power supply5 V
Certification statusNot Qualified
Filter level38535Q/M;38534H;883B
Maximum standby current0.02 A
Minimum standby current4.5 V
Maximum slew rate0.105 mA
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Base Number Matches1
REVISIONS
LTR
A
B
DESCRIPTION
Changes in accordance with NOR 5962-R076-92.
Redrawn with changes. Add devices 05 through 09. Add vendor
CAGE number 6Y440 to device types 01 through 04, N package only,
device types 05 through 09 X,Y,T, U and N. Add vendor CAGE
number 04713 to device types 02,03, and 04, X package only. Add
vendor CAGE number 65786 to device types 03 through 06 packages
X, Y, U, N, and M, and to device types 07 and 08, packages Y, U, N,
and M. Add vendor CAGE number 61772 to devices 05 and 06,
packages X, Y, M, N and U. Add vendor CAGE number 0K6N4 to
device types 03 through 08 packages Y,U,N, and M. Remove vendor
CAGE numbers 0BK02 and 0BYV4 from the drawing. Editorial
changes throughout.
Changes in accordance with NOR 5962-R098-95
Boilerplate update, part of 5 year review. ksr
DATE (YR-MO-DA)
91-11-26
93-0217
APPROVED
Ray Monnin
M. A. Frye
C
D
95-04-14
07-10-02
M. A. Frye
Robert M. Heber
THE ORIGINAL FIRST PAGE OF THIS DRAWING HAS BEEN REPLACED.
REV
SHEET
REV
SHEET
REV STATUS
OF SHEETS
PMIC N/A
REV
SHEET
D
1
D
2
D
3
D
4
D
5
D
6
D
7
D
8
D
9
D
10
D
11
D
12
D
13
D
14
PREPARED BY
Kenneth S. Rice
CHECKED BY
Ray Monnin
STANDARD
MICROCIRCUIT
DRAWING
THIS DRAWING IS AVAILABLE
FOR USE BY ALL
DEPARTMENTS
AND AGENCIES OF THE
DEPARTMENT OF DEFENSE
AMSC N/A
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990
http://www.dscc.dla.mil
APPROVED BY
Michael A. Frye
DRAWING APPROVAL DATE
88-09-27
REVISION LEVEL
D
SIZE
A
SHEET
DSCC FORM 2233
APR 97
.
MICROCIRCUIT, MEMORY, DIGITAL,
CMOS, 32K X 8 STATIC RAM (SRAM),
MONOLITHIC SILICON
CAGE CODE
67268
1 OF
14
5962-88662
5962-E598-07
Why does IAR always report an error saying IRCON is undefined?
I wrote a program based on the Bluetooth BLE Development Manual by Mr. Ouyang Jun. It's my first time writing a program and I don't have any basic knowledge. I want to write a code that allows the Blu...
snowpigppp Wireless Connectivity
2812Mcbsp to achieve audio (codec such as: TLV320AIC23) left and right channel synchronization?
[align=left]Hello! I recently used a codec chip with similar performance to TI's TLV320AIC23. I was asked to synchronize the left and right channels of the codec (i.e., when outputting sinusoidal sign...
蓝色天空 Microcontroller MCU
Arbitrary waveform generator based on FPGA design and using DDS technology
[i=s] This post was last edited by paulhyde on 2014-9-15 04:16 [/i] Arbitrary waveform generator based on FPGA design using DDS technology...
jarywy Electronics Design Contest
The secret to career advancement: Find a backer
Barbara Anda has always worked hard. She has worked at Deloitte Consulting for 11 years, leading the San Francisco human resources department. However, when it comes to the key moment of promotion, he...
ESD技术咨询 Talking about work
Personal experience accumulation of EMI rectification
Personal experience accumulation of EMI rectification...
neoguo2009 Analog electronics
Unlocking the Potential of Full-Duplex DOCSIS 3.1 Architectures with DPD and 75Ω Cable TV Switches
[p=25, null, left][color=rgb(51, 51, 51)][font=微软雅黑]To enable FDX DOCSIS 3.1 and 10 Gbps symmetrical stream delivery, highly linear devices need to be enabled to support digital pre-distortion (DPD), ...
alan000345 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2323  2706  1872  2736  725  47  55  38  56  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号