L4004L652V datasheet, PDF - EEWORLD Datasheet

L4004L652V: Description4 Quadrant Logic Level TRIAC, 400V V(DRM), 4A I(T)RMS, TO-220AB; CategoryAnalog mixed-signal IC Trigger device; File Size1MB，6 Pages; ManufacturerTeccor Electronics; Websitehttp://www.teccor.com/

Download Datasheet Parametric View All

L4004L652V Overview

4 Quadrant Logic Level TRIAC, 400V V(DRM), 4A I(T)RMS, TO-220AB

Parameter Name	Attribute value
Maker	Teccor Electronics
package instruction	FLANGE MOUNT, R-PSFM-T3
Reach Compliance Code	unknown
Shell connection	ISOLATED
Configuration	SINGLE
Maximum DC gate trigger current	5 mA
Maximum DC gate trigger voltage	2 V
Maximum holding current	10 mA
JEDEC-95 code	TO-220AB
JESD-30 code	R-PSFM-T3
Number of components	1
Number of terminals	3
Maximum operating temperature	110 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	FLANGE MOUNT
Certification status	Not Qualified
Maximum rms on-state current	4 A
Maximum repetitive peak off-state leakage current	10 µA
Off-state repetitive peak voltage	400 V
surface mount	NO
Terminal form	THROUGH-HOLE
Terminal location	SINGLE
Trigger device type	4 QUADRANT LOGIC LEVEL TRIAC
Base Number Matches	1

A conversation between a computer idiot and a hacker!: Hacker: I have controlled your computer. Xiaobai: How? Hacker: With a Trojan horse. Xiaobai: ... Where is it? I can't see it. Hacker: Open your task manager. Xiaobai: ... Where is the task manager? Ha...; maker Talking

Modelsim simulation of Lattice only has GSR PUR signal: : I use modusim to simulate the IP core dis_rom of Lattice. I don't understand why there are only two signals`timescale 1 ns / 1 ps `include "disrom.v" module disrom_tb; reg [5:0] Address; reg OutCloc...; yagesi104 FPGA/CPLD

Shell related issues: [align=left][color=#000000]I downloaded the [font=Calibri]VxWorks[/font] image to the [font=Calibri]TigerSharc201[/font] motherboard through [font=Calibri]ftp[/font] and ran it. During the debugging p...; yuxianxian Embedded System

Come and show off your electronic competition works~~~: On the one hand, you can show off your hard work of 4 days and 3 nights; On the other hand, you can discuss your experience with XDJM who did the same question as you; On the other hand, you can let y...; soso Electronics Design Contest

Help with CD4000 series and 74CH series chip integrated library: I'm in urgent need of the integrated library of CD4000 series and 74CH series chips. As a newbie, when I draw in Altium designer 09 and import the PCB, it shows "Unknown pins". It seems that the pin d...; 糖豆勒 PCB Design

Does anyone know how to modify the packet in PtReceivePacket?: For example, there are two computers, called A and B. Machine B is connected to the network through machine A, which means that machine A can view any web page visited by machine B. But now I hope tha...; paulguo Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components