54242-106441650LF datasheet, PDF

Datasheet> All Categories > The connector> The connector> 54242-106441650LF

54242-106441650LF: DescriptionBoard Stacking Connector, 44 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle, ROHS COMPLIANT; CategoryThe connector The connector; File Size108KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54242-106441650LF Overview

Board Stacking Connector, 44 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle, ROHS COMPLIANT

54242-106441650LF Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	8077536442
package instruction	ROHS COMPLIANT
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	8.5
body width	0.169 inch
subject depth	0.65 inch
body length	4.4 inch
Body/casing type	RECEPTACLE
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (30) OVER NICKEL (50)/GOLD FLASH OVER PALLADIUM NICKEL (30)
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYETHYLENE
JESD-609 code	e3
MIL compliance	NO
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.461 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
Terminal pitch	2.54 mm
Termination type	SURFACE MOUNT
Total number of contacts	44
UL Flammability Code	94V-0

Preview

Download Datasheet

View All

PDM: Rev:G

STATUS:

Released

Printed: Jun 13, 2008

Recommended Resources

Detection circuit diagram of AC side voltage Us based on SG3525

Rectifier circuit with central axis transformer output bipolar voltage a

555 audio logic level probe circuit

Application circuit of operational amplifier in signal generator

Voltage stabilizing circuit with simultaneous adjustment of positive and negative voltages

0~15V regulated power supply circuit with current limiting protection

Design of display control system of digital storage oscilloscope based on DSP: Digital storage oscilloscope (DSO) is an advanced measuring instrument developed in recent years. Compared with traditional analog oscilloscopes, it has many advantages. The basic idea of DSO is to re...; 黑衣人 DSP and ARM Processors

Are there any friends who are interested in wireless routing and network card circuits?: Wireless technology is developing very rapidly. WIFI technology has entered our homes. Recently, I have been very interested in wireless network cards and routers. I have also bought some equipment an...; JasonYoo RF/Wirelessly

Wuhan: Recruiting hardware circuit design engineers, FPGA design engineers and PCB design engineers: An electronics company in Wuhan located in Optics Valley has great development prospects and generous remuneration. We sincerely recruit talented people who are interested in working in Wuhan. Interes...; terrac Recruitment

FPGA Introduction: PS2 Interface (Send and Receive, Attached): Regarding the PS2 interface, the receiving module has been given above. As for the sending module, Xiaoyu spent a long time, about two weeks. During this period, Xiaoyu made a very serious problem. PS...; DSP16 FPGA/CPLD

18V to 15V (BUCK): I would like to ask an expert how to convert the buck circuit from 18V to 15V with a current of 300 mA. . . . Is it possible?...; 尘埃13 Analogue and Mixed Signal

Implementation of DPD based on MicroBlaze: Implementation of DPD based on MicroBlaze DPD simulation as shown in Figure C MATLAB DPD before...; phdwong FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components