EEWORLDEEWORLDEEWORLD

Part Number

Search

90305-472

Description
Board Connector, 72 Contact(s), 2 Row(s), Male, Right Angle, Solder Terminal
CategoryThe connector    The connector   
File Size276KB,4 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

90305-472 Overview

Board Connector, 72 Contact(s), 2 Row(s), Male, Right Angle, Solder Terminal

90305-472 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codecompliant
Connector typeBOARD CONNECTOR
Contact to complete cooperationTIN LEAD (120) OVER NICKEL
Contact completed and terminatedTIN LEAD (120) OVER NICKEL
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee0
MIL complianceNO
Manufacturer's serial number90305
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts72
UL Flammability Code94V-0
Base Number Matches1
PDM: Rev:AF
STATUS:
Released
Printed: Sep 09, 2006
.
Application Example 1: IDDQ Test
在此例中,将2000个测试向量发送至必须用恒定2V加电的CMOS IC。此例将使用一个阈值电平,而且1μA及以下的静态电流将被认为是合格电流。无需保存实际的测量值,所以将只检查260X的箝位状态。为确保生产吞吐量符合要求,必须尽快完成测量,最好在1秒以内。测量仪器必须发送一个通过/失效指示至数字测试系统。Solution: A TSP script was developed to create ...
Jack_ma Test/Measurement
EEWORLD University ---- Fundamentals of Electronic Design Huang Genchun
Fundamentals of Electronic Design Huang Genchun : https://training.eeworld.com.cn/course/5727This course combines previous competition questions, breaks down the requirements of the questions from a p...
抛砖引玉 Analog electronics
EEWORLD University Hall----2015 Renesas Electronics Design Competition Works
2015 Renesas Electronics Design Competition Works : https://training.eeworld.com.cn/course/3507...
pkilllo Test/Measurement
How to quickly resolve errors in isolated FPGA designs
If your FPGA design fails to synthesize or doesn't work as expected on a development board, the reason is often unclear and it can be difficult to find the root cause among thousands of RTL and constr...
CMika FPGA/CPLD
Ask, a real address virtual address mapping problem of AT91SAM9260
I would like to ask you two questions about LINUX address mapping. [b]Question 1: [/b] The actual address of the register of the AT91SAM9260 we use is [color=#0000FF][b]0xFFF7 8000 [/b][/color].. 0xFF...
wangshujun Embedded System
【Signal Processing】FPGA Image Signal Processing Information
Some information on FPGA image signal processing[[i] This post was last edited by Changjianze1 on 2012-1-13 21:43[/i]]...
常见泽1 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2451  213  844  2288  145  50  5  17  47  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号