EEWORLDEEWORLDEEWORLD

Part Number

Search

335-4025-G73

Description
Board Connector, 150 Contact(s), 6 Row(s), Male, Right Angle, Solder Terminal, LEAD FREE
CategoryThe connector    The connector   
File Size390KB,2 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

335-4025-G73 Overview

Board Connector, 150 Contact(s), 6 Row(s), Male, Right Angle, Solder Terminal, LEAD FREE

335-4025-G73 Parametric

Parameter NameAttribute value
MakerAmphenol
package instructionLEAD FREE
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresPANEL MOUNTABLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD
Contact completed and terminatedGOLD
Contact point genderMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded6
OptionsGENERAL PURPOSE
Terminal pitch1.85 mm
Termination typeSOLDER
Total number of contacts150
Base Number Matches1
How to evaluate the reliability of IC green products?
Answer: IC products also bring some reliability problems in the process of greening. For plastic-encapsulated IC products, the main problem is the change in the moisture sensitivity level of the IC, w...
yihuang FPGA/CPLD
TI automotive radar group enables sensors that make autonomous decisions to make life smarter
[align=left][color=rgb(85, 85, 85)][font="][size=14px][color=rgb(170, 102, 102)][url=https://e2echina.ti.com/cfs-file/__key/communityserver-blogs-components-weblogfiles/00-00-00-01-15/091818_5F00_NTU_...
alan000345 TI Technology Forum
About DMA
StartFragmentIs there anyone using the em-stm3210e development board? It seems that there is a problem with the DMA routine provided by the company There is not even some basic display. Does anyone kn...
jensenhero stm32/stm8
Verilog Program Implementation
I would like to ask you guys, I am writing a program about the maximum likelihood estimation of time and frequency. There is a block diagram in it like this ρ/2 〖|.|〗^2 I know the calculation process ...
eeleader FPGA/CPLD
Why do all FPGA pins output high level?
Dear experts, I soldered a minimum FPGA system board by myself. The FPGA can download the program, but what is the situation except that all the pins output high level? Confirm that there is no cold s...
沉默珏殇 FPGA/CPLD
Why is the rated voltage of the switch selected as VIN+VLOAD in the buck-boost topology?
Why is the rated voltage of the switch selected as VIN+V_load in the buck-boost topology?...
小太阳yy Switching Power Supply Study Group

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1562  8  1195  1510  2307  32  1  25  31  47 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号