ASM4SSTVF32852-114BT datasheet, PDF

Datasheet> All Categories > logic> logic> ASM4SSTVF32852-114BT

ASM4SSTVF32852-114BT: DescriptionD Flip-Flop, SSTV Series, 1-Func, Positive Edge Triggered, 24-Bit, True Output, PBGA114, BGA-114; Categorylogic logic; File Size325KB，13 Pages; ManufacturerALSC [Alliance Semiconductor Corporation]

Download Datasheet Parametric Compare View All

ASM4SSTVF32852-114BT Overview

D Flip-Flop, SSTV Series, 1-Func, Positive Edge Triggered, 24-Bit, True Output, PBGA114, BGA-114

ASM4SSTVF32852-114BT Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	ALSC [Alliance Semiconductor Corporation]
Parts packaging code	BGA
package instruction	LFBGA,
Contacts	114
Reach Compliance Code	unknown
series	SSTV
JESD-30 code	R-PBGA-B114
JESD-609 code	e0
length	16 mm
Logic integrated circuit type	D FLIP-FLOP
Number of digits	24
Number of functions	1
Number of terminals	114
Maximum operating temperature	70 °C
Minimum operating temperature
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	LFBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
propagation delay (tpd)	2.7 ns
Certification status	Not Qualified
Maximum seat height	1.5 mm
Maximum supply voltage (Vsup)	2.7 V
Minimum supply voltage (Vsup)	2.3 V
Nominal supply voltage (Vsup)	2.5 V
surface mount	YES
Temperature level	COMMERCIAL
Terminal surface	TIN LEAD
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	5.5 mm
minfmax	200 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

November 2003

rev 1.0

DDR 24-Bit to 48-Bit Registered Buffer

ASM4SSTVF32852

Features

•

Differential clock signals.

Supports SSTL_2 class II specifications on inputs

and outputs.

Low voltage operation.

•

= 2.3V to 2.7V.

Available in 114 ball BGA package.

Industrial temperature range also available.

To ensure that outputs are at a defined logic state

before a stable clock has been supplied, RESETB must

be held at a logic “Low” level during power-up.

In the DDR DIMM application, RESETB is specified to

be asynchronous with respect to CLK/CLKB. Therefore,

no timing relationship can be guaranteed between the

two signals. When entering a low-power standby state,

the register will be cleared and the outputs will be

driven to a logic “Low” level quickly relative to the time

to disable the differential input receivers. This ensures

there are no “glitches” on any output. However, when

coming out of low power standby state, the register will

become active quickly relative to the time taken to

enable the differential input receivers. When the data

inputs are at a logic level “Low” and the clock is stable

during the “Low-to-High” transition of RESETB until the

input receivers are fully enabled, the design ensures

that the outputs will remain at a logic “Low” level.

Product Description

The 24-Bit to 48-Bit ASM4SSTVF32852 is a universal

bus driver designed for 2.3V to 2.7V V

operation and

SSTL_2 I/O levels except for the LVCMOS RESETB

input.

Data flow from D to Q is controlled by the differential

clock (CLK/CLKB) and a control signal (RESETB). The

positive edge of CLK is used to trigger the data flow,

and CLKB is used to maintain sufficient noise margins,

whereas the RESETB, an LVCMOS asynchronous

signal is intended for use at the time of power-up only.

The ASM4SSTVF32852 supports a low power standby

mode of operation.

A logic “Low” level at RESETB,

assures that all internal registers and outputs (Q) are

reset to a logic “Low” state, and that all input receivers,

data (D) buffers, and clock (CLK/CLKB) are switched

off. Please note that RESETB must always be

supported with a LVCMOS levels at a valid logic state

since VREF may not be stable during power-up.

Applications

•

DDR Memory Modules.

Provides complete DDR DIMM logic solution with

ASM5CVF857, ASM4SSTVF16857 and

ASM4SSTVF16859.

•

SSTL_2 compatible data registers.

Alliance Semiconductor

2575, Augustine Drive

•

Santa Clara, CA

•

Tel: 408.855.4900

•

Fax: 408.855.4999

•

www.alsc.com

Notice: The information in this document is subject to change without notice.

ASM4SSTVF32852-114BT Related Products

	ASM4SSTVF32852-114BT	ASM4SSTVF32852-114BR	ASM4ISSTVF32852-114BR
Description	D Flip-Flop, SSTV Series, 1-Func, Positive Edge Triggered, 24-Bit, True Output, PBGA114, BGA-114	D Flip-Flop, SSTV Series, 1-Func, Positive Edge Triggered, 24-Bit, True Output, PBGA114, BGA-114	D Flip-Flop, SSTV Series, 1-Func, Positive Edge Triggered, 24-Bit, True Output, PBGA114, BGA-114
Is it Rohs certified?	incompatible	incompatible	incompatible
Maker	ALSC [Alliance Semiconductor Corporation]	ALSC [Alliance Semiconductor Corporation]	ALSC [Alliance Semiconductor Corporation]
Parts packaging code	BGA	BGA	BGA
package instruction	LFBGA,	LFBGA,	LFBGA,
Contacts	114	114	114
Reach Compliance Code	unknown	unknown	unknown
series	SSTV	SSTV	SSTV
JESD-30 code	R-PBGA-B114	R-PBGA-B114	R-PBGA-B114
JESD-609 code	e0	e0	e0
length	16 mm	16 mm	16 mm
Logic integrated circuit type	D FLIP-FLOP	D FLIP-FLOP	D FLIP-FLOP
Number of digits	24	24	24
Number of functions	1	1	1
Number of terminals	114	114	114
Maximum operating temperature	70 °C	70 °C	85 °C
Output polarity	TRUE	TRUE	TRUE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	LFBGA	LFBGA	LFBGA
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE, FINE PITCH	GRID ARRAY, LOW PROFILE, FINE PITCH	GRID ARRAY, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
propagation delay (tpd)	2.7 ns	2.7 ns	2.7 ns
Certification status	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	1.5 mm	1.5 mm	1.5 mm
Maximum supply voltage (Vsup)	2.7 V	2.7 V	2.7 V
Minimum supply voltage (Vsup)	2.3 V	2.3 V	2.3 V
Nominal supply voltage (Vsup)	2.5 V	2.5 V	2.5 V
surface mount	YES	YES	YES
Temperature level	COMMERCIAL	COMMERCIAL	INDUSTRIAL
Terminal surface	TIN LEAD	TIN LEAD	TIN LEAD
Terminal form	BALL	BALL	BALL
Terminal pitch	0.8 mm	0.8 mm	0.8 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Trigger type	POSITIVE EDGE	POSITIVE EDGE	POSITIVE EDGE
width	5.5 mm	5.5 mm	5.5 mm
minfmax	200 MHz	200 MHz	200 MHz
Base Number Matches	1	1	1

Recommended Resources

Flash light toy circuit made of transistor oscillator

NS303 timing circuit with display function

Temperature control system circuit diagram of IC temperature sensor

Excellent performance touch dimmer circuit

Telephone converter circuit diagram

Waveform oscillator with variable frequency and pulse width

A control chip that can serve multiple hard drives: The factory tests the SATA interface of the motherboard to see if there is any chip or program that can convert one hard drive into multiple interfaces. Multiple SATA on the motherboard can be tested....; eddy326 Embedded System

The end of the year is approaching, what do you want to say to your boss?: The end of the year is coming. Friends who have worked hard for a year, what do you want to say to your boss? Complain? Beg? Or just smile and say nothing? Come in and have a chat, and vent your hard ...; 小丸子 Talking about work

excitation: What does excitation movement and excitation retention mean?...; zhonghuadianzie Industrial Control Electronics

A large number of genuine low-priced second-hand books for sale: Due to the company's relocation, a large number of genuine low-priced second-hand books are transferred, including hardware design, software design, management, eloquence, sales, and marketing. Detail...; xiangfengtie Buy&Sell

There was a problem with the Multisim10 installation process: During the installation process, there is an option to remove the support and upgrade utility, which cannot be removed. If this option is not removed, the system will be blocked. Please help me, what ...; zhuuu Analog electronics

AD620 op amp zero adjustment, why is the voltage on pin 5 unstable?: [img]http://b43.photo.store.qq.com/http_imgload.cgi?/rurl4_b=65eb643b9247d96aad2cb1643382905d899ecd1f97fe5bd6136434b1c3771b3759d363bd14945a81c89fcc246b8e930b72244e61fb1e6aeeda5a567cd5895c872543362ab4d...; langxiajian Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components