EEWORLDEEWORLDEEWORLD

Part Number

Search

337-2-033-0-T-XS0-1237

Description
Board Connector, 33 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Surface Mount Terminal
CategoryThe connector    The connector   
File Size1006KB,1 Pages
ManufacturerMPE-Garry GmbH
Download Datasheet Parametric View All

337-2-033-0-T-XS0-1237 Overview

Board Connector, 33 Contact(s), 1 Row(s), Male, Straight, 0.079 inch Pitch, Surface Mount Terminal

337-2-033-0-T-XS0-1237 Parametric

Parameter NameAttribute value
MakerMPE-Garry GmbH
Reach Compliance Codecompliant
body width0.079 inch
subject depth0.318 inch
body length2.607 inch
Connector typeBOARD CONNECTOR
Contact to complete cooperationSN
Contact point genderMALE
Contact materialCOPPER ALLOY
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Dielectric withstand voltage700VAC V
insulator materialTHERMOPLASTIC
Manufacturer's serial number337
Plug contact pitch0.079 inch
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded1
Maximum operating temperature105 °C
Minimum operating temperature-40 °C
PCB contact patternSTAGGERED
PCB contact row spacing3.429 mm
Rated current (signal)1.5 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal pitch3.9878 mm
Termination typeSURFACE MOUNT
Total number of contacts33
Base Number Matches1
Pin Header SMD Sandwich 2,00 mm
Rated current
1,5 A
Rated voltage
150 V
RMS
/ V
DC
Withstand voltage
500 V
RMS
for one minute
Material contact
Copper alloy
Material insulator
High temp. thermoplast UL94V-0
Operating temperature -40°C to +105°C
Max. processing temper. 260°C for 10 seconds
All dimensions in mm.
Series
337
pitch
termination
contact
size
2,00
Product
group
3
Variation
Layout A
2,00
2,00
0,50
PIN 1
1,50
5,08
A
1,50
PCB Layout
040 / 080
max.
pincount
0,50
0,90
1
L
B
(n-1) x 2,00
n x 2,00
2,00
4,00
(n-1) x 2,00
Layout B
2,00
n x 2,00
(n-1) x 2,00
1,50
5,08
A
1,50
6,08
(n-1) x 2,00
2,00
4,00
2
L
B
PIN 1
0,50
0,90
1,50
4,00
6,30
1,50
7,00
3
available in variation
2,00
see figure left
see figure left
7,85
10,70
11,86
12,37
17,35
13,20
16,10
20,22
24,00
29,20
** Positioning peg
0 = Without peg
1 = With peg
Plating:
T = Sn
F = Au
(optional only for variation 3)
S = Selective Au
Cap:
0 = Without cap
1 = With cap
A
4,30
4,30
4,30
4,30
4,30
8,60
10,00
11,82
14,00
16,60
Plating contact (T,F,S)
Positioning peg** (0,1)
B
3,55
6,40
7,56
8,07
13,05
4,60
6,10
8,40
10,00
12,60
see figure left
0,50
2,00
L
B
(n/2-2) x 2,00
(n/2-1) x 2,00
L
1
1
1
1
1
2
2
2
2
2
3
3
3
3
3
CS210611_V2
A (1/100 mm)
Cap (0,1)
* No. of contacts:
Variation 1 = 002 - 040
Variation 2 = 002 - 040
Variation 3 = 006 - 080
e.g. 1000 = 10,00 mm
No. of contacts *
(002,... - 072)
Variation (1,2,3)
www.mpe-connector.de
Order code:
337-?-???-?-?-XS?-????
4-14 4-15 4-16 4-17 4-18
3-28
Mating series
see page
156 159 422 158 413 160
6-8
3,00
(n/2) x 2,00
(n/2-1) x 2,00
A
2,00
0,85
2,65
2,00
MPE-Garry GmbH • Schäfflerstraße 13 • 87629 Füssen • Germany • Phone: +49 (0) 83 62 / 91 56-0 • Fax: +49 (0) 83 62 / 91 56-500 • Email: vk@mpe-connector.de • www.mpe-connector.de
6,08
2,65
Introduction to FPGA design (understanding basic concepts)
1 Several basic concepts in digital circuit design: 1.1 Setup time and hold time: Setup time refers to the time that data is stable and unchanged before the rising edge of the trigger clock signal arr...
eeleader FPGA/CPLD
Microcontroller
I am currently working on my graduation project, and the topic is to design a multi-channel digital voltmeter using AT89051 and ADC0809. I hope an expert can give me some advice. I would be very grate...
123pan Embedded System
Prize transfer~TI University Program 20th Anniversary Lucky Rain backpack, 80 yuan
[i=s]This post was last edited by anqi90 on 2016-11-2 16:59[/i] As the title says, I really don’t need the backpack anymore, so I plan to change it to a Bluetooth speaker... The prizes for those who s...
anqi90 Buy&Sell
Project preliminary analysis and feasibility report
Hello, everyone. I have been working in digital industry for more than 2 years. I have been working on the low-level implementation from the detailed plan to the final FPGA board, so I am familiar wit...
xiaoxin1 FPGA/CPLD
Sharing a paper's grading rules
[i=s]This post was last edited by paulhyde on 2014-9-15 09:34[/i] A review of the essay scoring rules! Share with everyone! The competition is coming soon, let's cheer together!...
xuri007888 Electronics Design Contest
Get free high-speed digital design tips to avoid starting over with complex PCB designs
High-speed digital design and measurement are becoming increasingly complex.Do you always find distorted voltage waveforms only in the late stages of design? All yourprevious efforts go to waste, and ...
nmg Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1424  189  375  418  2484  29  4  8  9  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号