EEWORLDEEWORLDEEWORLD

Part Number

Search

88024-40081

Description
Board Connector, 40 Contact(s), 2 Row(s), Male, Straight, 0.031 inch Pitch, Surface Mount Terminal, Locking, Receptacle
CategoryThe connector    The connector   
File Size145KB,1 Pages
ManufacturerAces Electronics Co., Ltd.
Environmental Compliance
Download Datasheet Parametric View All

88024-40081 Overview

Board Connector, 40 Contact(s), 2 Row(s), Male, Straight, 0.031 inch Pitch, Surface Mount Terminal, Locking, Receptacle

88024-40081 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAces Electronics Co., Ltd.
Reach Compliance Codeunknown
Board mount optionsFITTING NAIL
body width0.248 inch
subject depth0.132 inch
body length0.787 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU
Contact completed and terminatedGold (Au)
Contact point genderMALE
Contact materialCOPPER ALLOY
contact modeRECTANGULAR
Contact resistance40 mΩ
Contact styleCENTRONIC
Dielectric withstand voltage250VAC V
Durability30 Cycles
maximum insertion force.8896 N
Insulation resistance1000000000 Ω
insulator materialNYLON
JESD-609 codee4
Manufacturer's serial number88024
Plug contact pitch0.031 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
PCB contact patternRECTANGULAR
PCB contact row spacing5.7912 mm
Plating thicknessFLASH inch
polarization keyPOLARIZED HOUSING
Rated current (signal)0.5 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal pitch0.7874 mm
Termination typeSURFACE MOUNT
Total number of contacts40
Evacuation force-minimum value.139 N
Base Number Matches1
[FPGA Problem Discussion] Problems encountered when using XST that comes with XILINX for synthesis
I used synplify before, but now I use XST. But I don't know how to write some statements in UCF file. For example, I can write it like this with synplify, but how to change it with XST? INST genblk0.F...
eeleader FPGA/CPLD
[Help] How to design a delay device using VHDL
The input is some randomly generated signals, and all these input signals are required to be output in sequence after a delay of 100 clock cycles (external clock). How should this be designed ? Thank ...
GeorgePCB FPGA/CPLD
The function of the TI LM3S8962 development board kit small board~
Yesterday, Feixue001 asked about the function of the small board. Here is an explanation: The small board is a CAN evaluation board. It can be used alone, but it needs to be equipped with an emulator....
soso Microcontroller MCU
How to Design an RTC Circuit
RTC (Real_Time Clock) provides a time reference for the entire electronic system. MCU, MPU, and CPU are inseparable from RTC circuit design. When designing and applying RTC units, delays, timeouts, or...
Aguilera Analogue and Mixed Signal
Experience in solving audio signal ground noise based on BA3121
Let me share an audio problem I encountered in a real project.In the design of embedded products, robots, etc., audio amplifier design is sometimes indispensable. We don’t have high requirements for a...
fish001 Analogue and Mixed Signal
Try DE1-SoC—HPS--FPGA
Let’s take a look at the DE1-SoC—HPS--FPGA tutorial. [/font][/size][/align][align=left][size=5] [font=宋体]This post is not about technology, but just popular science, for entertainment only. I am not h...
574433742 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2436  2411  1127  2151  1182  50  49  23  44  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号