54112-115-40-1150 datasheet, PDF

54112-115-40-1150: DescriptionBoard Connector, 40 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size67KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54112-115-40-1150 Overview

Board Connector, 40 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
body width	0.19 inch
subject depth	0.453 inch
body length	2 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	AU ON NI
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	54112
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.095 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	40
Base Number Matches	1

PDM: Rev:G

STATUS:

Released

Printed: Feb 20, 2009

How to generate a gate-level netlist in VerilogHDL format?: I want to use the synthesis tool of QuartusII9.0 to generate a gate-level netlist in Verilog HDL format, but I don't know how to set it up. I would like to ask friends who have done this how to set it...; eeleader-mcu FPGA/CPLD

How to crack the recovery card under winxp?: How to crack the recovery card in XP environment? For example, Little Sentinel, Huachao....; ppz2005 Embedded System

How do you implement division when using FPGA?: Please give me your advice...; 随风 FPGA/CPLD

Definition of CECC component inspection test types and test levels: CECC Lab provides professional IC testing and verification. Have you lost many high-quality old customers due to IC quality problems? Have you had disputes with your buyers or sellers due to IC qualit...; conroe Test/Measurement

Analog Dialogue Collection: [i=s]This post was last edited by qwqwqw2088 on 2019-9-29 09:51[/i]The first issue of Analog Dialogue in 2019 is now online! Help you get the latest engineering trends and inspire new design ideas! Ta...; qwqwqw2088 Analogue and Mixed Signal

Ask for help, my customized kernel cannot run: During the loading process, it is displayed in dnw--S3C2440DISP::InitDisplay done OEMIoControl: Unsupported Code 0x10100fc - device 0x0101 func 63 OEMIoControl: Unsupported Code 0x1010024 - device 0x0...; zmzsm2 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components