EEWORLDEEWORLDEEWORLD

Part Number

Search

54122-810-36-1500LF

Description
Board Connector, 72 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size107KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54122-810-36-1500LF Overview

Board Connector, 72 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

54122-810-36-1500LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
Reach Compliance Codecompliant
body width0.19 inch
subject depth0.591 inch
body length3.6 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee3
Manufacturer's serial number54122
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness15u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.12 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts72
Base Number Matches1
PDM: Rev:K
STATUS:
Released
Printed: Mar 10, 2011
.
Looking to buy an unused stm32F429I-discovery!
Anyone got any spare???...
ena Buy&Sell
[Help] I am new to FPGA and have a few questions related to Verilog. Please help me:
1. Can the $display system function in Verilog be supported by QuartusII9.0? Where can I see the running results? 2. The Verilog file of a half adder is as follows: `timescale 1ns/100ps module abc(a,b...
rjrler FPGA/CPLD
psoc creator soft imitation function
[b]Hello, does the psoc creator have a simulation function? That is, the kind that allows you to see the results without connecting to hardware. [/b]...
lillian-321 MCU
LCD display
My current program display uses 12864 display without fonts. Now I need to reinstall and change the LCD display to 19264. I don't know how to change the program for display. I don't know where to star...
maxiaoling 51mcu
Talking about the long tail effect of semiconductors
[align=left][color=#8b0000]At the 3rd Photovoltaic Inverter Key Components Technology and Application Seminar held last week, I listened to a speech by Manager Cai of Fujitsu Semiconductor's Marketing...
电路艺术 Energy Infrastructure?
The future of smart home from the perspective of top companies
[b]By Patrick Mannion, Mouser Electronics[/b] Low-power connectivity mechanisms like Bluetooth Smart, low silicon costs, easy-to-use design kits, readily available software, and of course a rapidly gr...
fish001 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2142  79  588  832  1986  44  2  12  17  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号