68602-318LF datasheet, PDF - EEWORLD Datasheet

68602-318LF: DescriptionBoard Connector, 18 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE; CategoryThe connector The connector; File Size614KB，8 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

68602-318LF Overview

Board Connector, 18 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compliant
Other features	BERGSTRIP
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (50) OVER NICKEL (50)/GOLD FLASH (50) OVER PALLADIUM NICKEL
Contact completed and terminated	GOLD (50) OVER NICKEL (50)/GOLD FLASH (50) OVER PALLADIUM NICKEL
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	68602
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	18
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:DF

STATUS:

Released

Printed: Jun 02, 2011

How to send specific data from PC to serial port and then control the operation of single chip?: I came up with an idea to use a temporary array temp to store the value in U0RXBUF, and then call the strcmp function for comparison. But the problem is that temp is an array of uncertain size, so cal...; zbnzbnzbnz Microcontroller MCU

How to Eliminate Competitive Risk Taking: module compare(out,a,b);input [7:0] a,b;output out;reg out;always @(a or b)begin if(ab)out=1; elseout=0;endendmoduleWhen performing gate-level simulation, glitches appear in the waveform, which is the...; 超自然 FPGA/CPLD

Fully custom ALU module design: Design a 32-bit ALU module using a full-custom method in a 0.13um process, then perform delay analysis and optimization on the circuit diagram based on Hspice; use a modular design method to complete ...; CauserBait FPGA/CPLD

Why can't the clock interrupt enter?: I am using a jxarm9 2410 board. The experimental environment is ADT. The interrupt request is done and the interrupt enable is done. Normally, the tick interrupt should be automatically triggered once...; lnb19850110 Embedded System

【Bee English】20121028: [backcolor=rgb(238, 238, 238)]In order to urge myself to learn English and for the common progress of netizens, I hope to excerpt an English technical article every day and publish it on the forum: [/...; ffddybz Talking

A brief discussion on three-phase six-arm full-bridge drive circuit: [i=s] This post was last edited by Li Shilong on 2018-9-27 16:23 [/i] I am a newbie in electric control and have been obsessed with motor control for a few years. From today on, I will give you some t...; 李世龙 Motor Drive Control（Motor Control）

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components