EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

CD74HCT86ME4

Description
Logic Gates Hi-Sp CMOS Quad 2-In Exclusive-OR Gates
Categorylogic    logic   
File Size436KB,13 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

CD74HCT86ME4 Online Shopping

Suppliers Part Number Price MOQ In stock  
CD74HCT86ME4 - - View Buy Now

CD74HCT86ME4 Overview

Logic Gates Hi-Sp CMOS Quad 2-In Exclusive-OR Gates

CD74HCT86ME4 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeSOIC
package instructionSOP, SOP14,.25
Contacts14
Reach Compliance Codeunknow
Factory Lead Time1 week
seriesHCT
JESD-30 codeR-PDSO-G14
JESD-609 codee4
length8.65 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeXOR GATE
MaximumI(ol)0.004 A
Humidity sensitivity level1
Number of functions4
Number of entries2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP14,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
method of packingTUBE
Peak Reflow Temperature (Celsius)260
power supply5 V
Prop。Delay @ Nom-Su48 ns
propagation delay (tpd)48 ns
Certification statusNot Qualified
Schmitt triggerNO
Maximum seat height1.75 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.9 mm
Base Number Matches1

CD74HCT86ME4 Related Products

CD74HCT86ME4 CD74HCT86MTG4 CD74HCT86MTE4 CD74HCT86MG4 CD74HC86MTG4 CD74HC86MTE4 CD74HC86ME4 CD74HC86M96G4
Description Logic Gates Hi-Sp CMOS Quad 2-In Exclusive-OR Gates Logic Gates Hi Spd CMOS LogQuad 2-Input Excl-OR Logic Gates Hi-Sp CMOS Quad 2-In Exclusive-OR Gates Logic Gates Hi Spd CMOS LogQuad 2-Input Excl-OR Logic Gates Hi Sp CMOS Log Quad 2-Input Excl-OR Logic Gates Hi-Sp CMOS Quad 2-In Exclusive-OR Gates Logic Gates Hi-Sp CMOS Quad 2-In Exclusive-OR Gates Logic Gates Hi Sp CMOS Log Quad 2-Input Excl-OR
Is it lead-free? Lead free Lead free Lead free Lead free Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to conform to
Parts packaging code SOIC SOIC SOIC SOIC SOIC SOIC SOIC SOIC
package instruction SOP, SOP14,.25 SOP, SOP14,.25 SOP, SOP14,.25 SOP, SOP14,.25 SOP, SOP14,.25 SOP, SOP14,.25 SOP, SOP14,.25 SOP, SOP14,.25
Contacts 14 14 14 14 14 14 14 14
Reach Compliance Code unknow unknow unknow unknow unknow unknow unknow unknow
series HCT HCT HCT HCT HC/UH HC/UH HC/UH HC/UH
JESD-30 code R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14 R-PDSO-G14
JESD-609 code e4 e4 e4 e4 e4 e4 e4 e4
length 8.65 mm 8.65 mm 8.65 mm 8.65 mm 8.65 mm 8.65 mm 8.65 mm 8.65 mm
Load capacitance (CL) 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF 50 pF
Logic integrated circuit type XOR GATE XOR GATE XOR GATE XOR GATE XOR GATE XOR GATE XOR GATE XOR GATE
MaximumI(ol) 0.004 A 0.004 A 0.004 A 0.004 A 0.004 A 0.004 A 0.004 A 0.004 A
Humidity sensitivity level 1 1 1 1 1 1 1 1
Number of functions 4 4 4 4 4 4 4 4
Number of entries 2 2 2 2 2 2 2 2
Number of terminals 14 14 14 14 14 14 14 14
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C -55 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code SOP SOP SOP SOP SOP SOP SOP SOP
Encapsulate equivalent code SOP14,.25 SOP14,.25 SOP14,.25 SOP14,.25 SOP14,.25 SOP14,.25 SOP14,.25 SOP14,.25
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
method of packing TUBE TAPE AND REEL TAPE AND REEL TUBE TAPE AND REEL TAPE AND REEL TUBE TAPE AND REEL
Peak Reflow Temperature (Celsius) 260 260 260 260 260 260 260 260
power supply 5 V 5 V 5 V 5 V 2/6 V 2/6 V 2/6 V 2/6 V
Prop。Delay @ Nom-Su 48 ns 48 ns 48 ns 48 ns 36 ns 36 ns 36 ns 36 ns
propagation delay (tpd) 48 ns 48 ns 48 ns 48 ns 180 ns 180 ns 180 ns 180 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Schmitt trigger NO NO NO NO NO NO NO NO
Maximum seat height 1.75 mm 1.75 mm 1.75 mm 1.75 mm 1.75 mm 1.75 mm 1.75 mm 1.75 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V 5.5 V 6 V 6 V 6 V 6 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V 4.5 V 2 V 2 V 2 V 2 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 4.5 V 4.5 V 4.5 V 4.5 V
surface mount YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY MILITARY
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal pitch 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 3.9 mm 3.9 mm 3.9 mm 3.9 mm 3.9 mm 3.9 mm 3.9 mm 3.9 mm
AM3358 gpmc clock problem, can you guys help me? Thanks
[list=1] [*][font=Calibri][size=2]GPMC[/size][/font][size=2] synchronization mode and[/size][font=Calibri][size=2]FPGA[/size][/font][size=2] communication:[/size][font=Calibri][size=2]gpmc_clk 100MHz[...
laura DSP and ARM Processors
512M DDR2內存834MHz CPU S5PC100邮票孔核心板发布
处理器核心:ARM Cortex-A8(667/833 MHz), L1: 32KB, L2: 256KB內嵌结构:PowerVR SGX 535(100MHz),13-stage pipeline, 64/32-bit Multi-layer AHB/AXI bus, ARM TrustZone, NEON SIMD engine, vector floating point coprocess...
ronc Embedded System
Single pulse generator
I would like to ask the experts, how to use a button to trigger the 74HC123 chip to generate a single pulse?...
电子设计110 Analogue and Mixed Signal
Essential knowledge for the competition
[i=s]This post was last edited by paulhyde on 2014-9-15 09:17[/i] Good information! I just found it and shared it with you....
liujidong198745 Electronics Design Contest
[OpenCV Getting Started Tutorial 18] OpenCV Affine Transformation & SURF Feature Point Description Collection
[b][indent]In this article, we discussed the knowledge points related to affine transformation and SURF feature point description in OpenCV, mainly understanding the functions warpAffine and getRotati...
兰博 Embedded System
Talk about the explanation of DSP TMS320LF2407 CMD file
The functions of the CMD configuration file are: 1. Divide the program space and data space into small blocks and name them. 2. Organize and arrange to fill each of the divided small blocks with progr...
Jacktang DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2314  337  2608  237  2037  47  7  53  5  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号