EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F9657201QXC

Description
Bus Transceiver, AC Series, 1-Func, 8-Bit, True Output, CMOS, CDFP20, BOTTOM BRAZED, CERAMIC, DFP-20
Categorylogic    logic   
File Size240KB,10 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

5962F9657201QXC Overview

Bus Transceiver, AC Series, 1-Func, 8-Bit, True Output, CMOS, CDFP20, BOTTOM BRAZED, CERAMIC, DFP-20

5962F9657201QXC Parametric

Parameter NameAttribute value
MakerCobham PLC
package instructionDFP,
Reach Compliance Codeunknown
seriesAC
JESD-30 codeR-CDFP-F20
JESD-609 codee4
Logic integrated circuit typeBUS TRANSCEIVER
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)15 ns
Certification statusNot Qualified
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose300k Rad(Si) V
width6.9215 mm
Base Number Matches1
Standard Products
UT54ACS245S
Schmitt Octal Bus Transceiver with Three-State Outputs
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
Three-state outputs drive bus line directly
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 20-pin DIP
- 20-lead flatpack
UT54ACS245S - SMD 5962-96572
DESCRIPTION
The UT54ACS245S is a non-inverting octal bus transceiver with
Schmitt Trigger input levels. The circuit is designed for asyn-
chronous two-way communication between data buses. The
control function implementation minimizes external timing re-
quirements.
The device allows data transmission from the A bus to the B bus
or from the B bus to the A bus depending upon the logic level
at the direction control (DIR) input. The enable input (G) dis-
ables the device so that the buses are effectively isolated.
The device is characterized over full military temperature range
of -55°C to +125°C.
FUNCTION TABLE
ENABLE
G
L
L
H
DIRECTION
CONTROL DIR
L
H
X
OPERATION
B Data To A Bus
A Data To B Bus
Isolation
PINOUTS
20-Pin DIP
Top View
DIR
A1
A2
A3
A4
A5
A6
A7
A8
V
SS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
G
B1
B2
B3
B4
B5
B6
B7
B8
20-Lead Flatpack
Top View
DIR
A1
A2
A3
A4
A5
A6
A7
A8
V
SS
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
DD
G
B1
B2
B3
B4
B5
B6
B7
B8
LOGIC SYMBOL
G
DIR
(19)
(1)
G3
3 EN1 (BA)
3 EN2 (AB)
(18)
1
2
(17)
(16)
(15)
(14)
B1
B2
B3
B4
A1
A2
A3
A4
A5
A6
A7
A8
(2)
(3)
(4)
(5)
(6)
(7)
(8)
(9)
B5
(13)
B6
(12)
B7
(11)
B8
1
Note:
1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC
Publication 617-12.
Wince driver interruption problem
The problem is this. I used the wince 5.0 I2C driver that came with Zhou Ligong's development board (which is normal) and transplanted it to my board. The hardware interface of my board is basically t...
dahuiing Embedded System
6U CompactPCI
6U Low Power, Pentium-M Processor, Upgradable CPCI SBC Features: ? Supports 2 GHz Intel Pentium M processor ? 2MB L2 Cache ? Ultra-low power requirement, less than 12 W ? Supports up to 1 GB 200 MHz D...
wanglinwwy Embedded System
Why do I use int to declare variables when using EEPROM, but there are only 255 of them?
Why do I use int to declare variables when using EEPROM, but there are only 255 of them?...
ylf175300 51mcu
Power supply noise interference processing
一般而言,电源杂讯干扰的传播途径可分为下列二大类:??一、普通模式(Normal Mode):简称通模,指的就是二组输入电源线之间的杂讯。这些杂讯大多是由开关动作或者是静态功率转换器等干扰所造成,当这些干扰与正常讯号重叠在一起时,器材元件是无法分辨的,因为正常讯号也是以通模的状态存在。 ??二、共通模式(Common Mode):简称共模,指的是电源与接地之间的杂讯。这部分杂讯的起因多数是因为接地...
songbo Industrial Control Electronics
Principle of LED brightness control by microcontroller MCU
Microcontrollers MCU are usually considered digital devices. By default, their output voltage level is either high or low, not a neutral value. To achieve the requirement of LED brightness control, th...
火辣西米秀 Microcontroller MCU
Can the register secondary latch be latched correctly?
always@(posedge clk or negedge rst_n) begin ......... areg1<=a; areg2<=areg1; .... end assign a=~areg1& areg2;//High level is valid always@(posedge clk or negedge rst_n) begin ........... if(a) .........
1559638992 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1177  853  259  2414  2597  24  18  6  49  53 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号