CD74HC163MG4 datasheet, PDF - EEWORLD Datasheet

CD74HC163MG4: DescriptionHigh Speed CMOS Logic 4-Bit Binary Counter with Synchronous Reset 16-SOIC -55 to 125; Categorylogic logic; File Size473KB，20 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/; Environmental Compliance

Stay tuned Parametric

CD74HC163MG4 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	CD74HC163MG4	-	-	View	Buy Now

High Speed CMOS Logic 4-Bit Binary Counter with Synchronous Reset 16-SOIC -55 to 125

Parameter Name	Attribute value
Brand Name	Texas Instruments
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Texas Instruments
Parts packaging code	SOIC
package instruction	SOIC-16
Contacts	16
Reach Compliance Code	compli
Factory Lead Time	6 weeks
Other features	TCO OUTPUT
Counting direction	UP
series	HC
JESD-30 code	R-PDSO-G16
JESD-609 code	e4
length	9.9 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BINARY COUNTER
Maximum Frequency@Nom-Su	20000000 Hz
MaximumI(ol)	0.0052 A
Operating mode	SYNCHRONOUS
Humidity sensitivity level	1
Number of digits	4
Number of functions	1
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP16,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
method of packing	TUBE
Peak Reflow Temperature (Celsius)	260
power supply	2/6 V
Maximum supply current (ICC)	0.08 mA
Prop。Delay @ Nom-Su	39 ns
propagation delay (tpd)	280 ns
Certification status	Not Qualified
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	6 V
Minimum supply voltage (Vsup)	2 V
Nominal supply voltage (Vsup)	4.5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	POSITIVE EDGE
width	3.9 mm
minfmax	24 MHz

EEWORLD University - Gate driver design pitfalls and how to solve them: Gate driver design pitfalls and how to solve them : https://training.eeworld.com.cn/course/5286This presentation discusses common mistakes associated with gate drive circuits from a gate driver point ...; hi5 Talking

Resistors in the Snubber Feedback Path: Ask Why!: [color=#000]Reprinted from: deyisupport[/color] [color=#000] [/color] [align=left][color=#000]Whenever I review a young engineer's schematic or PCB layout, I always pick out a few spots and ask them "...; maylove Analogue and Mixed Signal

Very classic protection circuit design: View attachment...; tonytong Power technology

TI MSP430 Interrupts: I just had an interview and was given an assignment. Can anyone help me? I will have a chance to get a job. Write a short program for TI MSP430Fxxx 1) Use interrupt control 2) Generate a continuous 1K...; jackping025 Embedded System

C language pointer basic tutorial: [size=2][color=#696969][b]The following is a C language technical article written by Yan Xiaowei, a student of [url=http://top-e.org/form/bmzx/]Top Embedded Embedded Training: [/b][/color][/size] [siz...; topeca MCU

Why does the push-pull circuit always fail to pull the level high?: This is a method I made to pull a high level with a push-pull circuit. The leftmost part measures the input high and low levels of the MCU GPIO port, and the main research is on the voltage across BC....; ACharlie stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components