50273-5082F datasheet, PDF - EEWORLD Datasheet

50273-5082F: DescriptionBoard Connector, 328 Contact(s), 4 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size133KB，2 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

50273-5082F Overview

Board Connector, 328 Contact(s), 4 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
Board mount options	HOLE .112-.124
body width	0.46 inch
subject depth	0.82 inch
body length	9.35 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	NICKEL PALLADIUM GOLD (30)
Contact completed and terminated	Tin/Lead (Sn/Pb)
Contact point gender	FEMALE
Contact material	BERYLLIUM COPPER
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulator color	BLACK
insulator material	GLASS FILLED THERMOPLASTIC
JESD-609 code	e0
MIL compliance	NO
Manufacturer's serial number	50273
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	4
Number of rows loaded	4
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
polarization key	POLARIZED HOUSING
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.145 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	328
UL Flammability Code	94V-0
Base Number Matches	1

PDM: Rev:F

STATUS:

Released

Printed: May 13, 2011

Xilinx FPGA Design Optimization: Asynchronous resets also have an impact on general logic structures. Since all Xilinx FPGA general purpose registers have the ability to program reset/set as either asynchronous or synchronous, design...; eeleader FPGA/CPLD

How to do this question?: In x86 CPU protected mode, design a storage manager that supports three processes to be loaded into memory at the same time. Please use GDT, LDT, TSS... and assembly language or C language to implemen...; raez Embedded System

The evolution history of the world's famous car brand logos - Volkswagen: [b]Volkswagen[/b][b] Volkswagen[/b] Volkswagen's name comes from the German word for "people's car." You wouldn't know from the information on the Volkswagen website that the company's history can be ...; 1ying Automotive Electronics

Freescale MCF51JM128 USB host port: Has anyone used Freescale's MCF51JM128 to successfully develop a USB host for data download and storage in a USB storage device? We are developing a car driving recorder for a certain car company, whi...; wo_mig Automotive Electronics

FPGA IO definition and usage: In VHDL language, defining IO means defining the pin as input or output or input and output.The syntax is as follows:A: IN STD_LOGIC; --------------defined as inputB : OUT STD_LOGIC; --------------def...; eeleader FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components