EEWORLDEEWORLDEEWORLD

Part Number

Search

54102-S12-23R

Description
Board Connector, 46 Contact(s), 2 Row(s), Male, Straight, Solder Terminal
CategoryThe connector    The connector   
File Size209KB,2 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

54102-S12-23R Overview

Board Connector, 46 Contact(s), 2 Row(s), Male, Straight, Solder Terminal

54102-S12-23R Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codecompliant
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (15) OVER NICKEL/NICKEL PALLADIUM GOLD OVER NICKEL
Contact completed and terminatedTIN (100) OVER NICKEL
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee3
MIL complianceNO
Manufacturer's serial number54102
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts46
UL Flammability Code94V-0
Base Number Matches1
PDM: Rev:S
STATUS:
Released
Printed: Dec 12, 2008
.
How to display floating point data on LCD1602
The angle calculated by MPU6050 is a floating point data. How can I display it on the LCD? Please provide the specific source code~~Thank you!...
韶华墨 MCU
Keil5 only successfully added .c files, but failed to add .h files. What should I do?
I need help. When I modified the program, I called a new function, so I added a new file. However, after adding, only the .c file was successfully added, and the .h file could not be added. Moreover, ...
zhuuu Integrated technical exchanges
Altera Reference Design-CORDIC Reference Design
IntroductionThe co-ordinate rotation digital computer (CORDIC) reference design implements the CORDIC algorithm, which converts cartesian to polar coordinates and vice versa and also allows vectors to...
xiaoxin1 FPGA/CPLD
[Xiao Meige SOPC Learning Notes] Altera SOPC Embedded System Design Tutorial
[i=s]This post was last edited by Xinhangxian Paotang on 2017-4-12 11:01[/i] [align=center][color=#000][size=15px][size=5][b]Altera SOPC Embedded System Design Tutorial[/b][b]Chapter 1 Overview[/b][/s...
芯航线跑堂 FPGA/CPLD
EEWORLD University ---- MSP430 instruction system
MSP430 instruction system : https://training.eeworld.com.cn/course/349...
dongcuipin MCU
Design of HDB3 Codec Based on FPGA
1 Encoder Design Since VHDL cannot handle negative levels and can only face the two states of "1" and "0", its output needs to be encoded, as shown in Table 1. The encoding is implemented by encoding ...
led123 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 327  974  162  1536  1617  7  20  4  31  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号