EEWORLDEEWORLDEEWORLD

Part Number

Search

50522-C087A

Description
Board Connector, 348 Contact(s), 4 Row(s), Male, Straight, Press Fit Terminal
CategoryThe connector    The connector   
File Size175KB,2 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

50522-C087A Overview

Board Connector, 348 Contact(s), 4 Row(s), Male, Straight, Press Fit Terminal

50522-C087A Parametric

Parameter NameAttribute value
MakerAmphenol
Reach Compliance Codecompliant
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (50) OVER NICKEL
Contact completed and terminatedTIN LEAD OVER NICKEL
Contact point genderMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee0
MIL complianceNO
Manufacturer's serial number50522
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded4
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typePRESS FIT
Total number of contacts348
UL Flammability Code94V-0
Base Number Matches1
PDM: Rev:F
STATUS:
Released
Printed: May 13, 2011
.
Image Acquisition and Recognition System Based on TMS320VC5509A
Image Acquisition and Recognition System Based on TMS320VC5509A...
shaomingyi DSP and ARM Processors
[Rawpixel RVB2601 development board trial experience] 4. General hardware timer test
4. General Hardware Timer TestWhen using an operating system, if some tasks are performed in a software dead-wait manner, the system efficiency will inevitably be affected. Therefore, some slow period...
gs001588 XuanTie RISC-V Activity Zone
ADC, after 32 conversions, the digital tube stops displaying. What's the problem?
[i=s]This post was last edited by dontium on 2015-1-23 12:51[/i]/******************************************* ADC conversion channel port is P1.1. When the analog value of this program is greater than ...
flyingheartt Analogue and Mixed Signal
Ask a question about Verilog
I am a FPGA newbie, and now I have a Verilog question I would like to ask For example, there is an input data input [16:0] REG For ease of use, I now want to disassemble REG, such as a = REG[16:8]; b ...
littleshrimp FPGA/CPLD
Analog Reflection Topology Building Blocks for
The synthesis and realization of an analog-phaseshifter, delay line, attenuator, and group delay synthesizer-arepresented. These variable control devices are all implementedusing the same generic sing...
JasonYoo Industrial Control Electronics
Share MODBUS examples based on MSP430
This is the source code of the original author of tsg9456 in actual application, I hope it can help everyoneRun codeCopy code#include "synth.h"//-------------------------------------------------------...
火辣西米秀 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2339  501  2605  912  519  48  11  53  19  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号