EEWORLDEEWORLDEEWORLD

Part Number

Search

86816-524

Description
Board Connector, 24 Contact(s), 2 Row(s), Male, Straight, Solder Terminal
CategoryThe connector    The connector   
File Size618KB,7 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

86816-524 Overview

Board Connector, 24 Contact(s), 2 Row(s), Male, Straight, Solder Terminal

86816-524 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codecompliant
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (15) OVER NICKEL/NICKEL PALLADIUM GOLD (15) OVER NICKEL
Contact completed and terminatedGOLD (15) OVER NICKEL/NICKEL PALLADIUM GOLD (15) OVER NICKEL
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial number86816
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts24
UL Flammability Code94V-0
Base Number Matches1
PDM: Rev:CU
STATUS:
Released
Printed: Dec 05, 2007
.
Dynamic power management technology based on prior knowledge
Abstract: "Dynamic power management" is a design method to reduce power consumption by dynamically allocating system resources to complete system tasks with the least components or the lowest workload...
zbz0529 Power technology
【Practical tools】Visio timing diagram drawing component
The practical method of drawing timing diagram components in Visio is very simple. Download, unzip, and then put it in a fixed location. The default search location of Visio is "D:\Users Directory\My ...
小梅哥 FPGA/CPLD
Simulating FIFO with ModelSim (Transferred)
[p=26, null, left][color=rgb(82, 82, 82)][font=Arial][size=16px]Since the simulation FIFO requires clock resources, the PLL module used in the previous article is used. In the simulation of FIFO modul...
chenzhufly FPGA/CPLD
Excuse me, why is the digital tube display not bright enough?
I use 6 common cathode digital tubes. The P1 port connects to each segment of the digital tube, and the P0 port controls the on/off of the digital tube. I have connected it like this: A 9-pin 5.1K sin...
pangxie Embedded System
I want to make a three-cell lithium battery protection circuit board
Does anyone have relevant information? . . ....
WTT001 Suggestions & Announcements
【ufun learning】Match 12M external crystal by modifying SystemInit
[size=5]Previous words: [/size] The default external clock of stm32f103RC in version 3.5 of the library function is 8MHZ. Generally, we have a maximum clock of 72MHZ. If the external clock is 12MHZ, h...
freeelectron stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1068  1853  1739  2331  2853  22  38  36  47  58 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号