89720-001 datasheet, PDF - EEWORLD Datasheet

89720-001: DescriptionCard Edge Connector, 64 Contact(s), 1 Row(s), Female, Straight, Solder Terminal, Socket,; CategoryThe connector The connector; File Size305KB，2 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

89720-001 Overview

Card Edge Connector, 64 Contact(s), 1 Row(s), Female, Straight, Solder Terminal, Socket,

Parameter Name	Attribute value
Maker	Amphenol
Reach Compliance Code	compliant
Other features	POLARIZED
Body/casing type	SOCKET
Connector type	CARD EDGE CONNECTOR
Contact completed and terminated	TIN LEAD (100)
Contact point gender	FEMALE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e0
MIL compliance	NO
Manufacturer's serial number	89720
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	1
Options	GENERAL PURPOSE
Terminal pitch	1.27 mm
Termination type	SOLDER
Total number of contacts	64
UL Flammability Code	94V-0
Base Number Matches	1

Shouldn't the positive and negative power supplies of the op amp be connected in series to have a reference point?: Shouldn't the positive and negative power supplies of the op amp be connected in series to have a reference point?...; QWE4562009 Power technology

Please ignore the points. Please ignore the points.: Just for points, please ignore...; dyw07 Embedded System

【MCU】Basic principles that system designers should always keep in mind: 【MCU】Basic principles that system designers should always keep in mindTheoretically, an attacker can break into a single-chip microcomputer with the above methods with sufficient investment and time. ...; shuanggao568 Microchip MCU

Internal Hardware Resources of PIC Microcontroller 16F84 (VI): PIC Microcontroller16F84 's Internal Hardware Resources (VI)...; rain Microchip MCU

What is the timing constraint of FPGA IO port?: [url=http://www.chinaaet.com/article/3000057607]Original address[/url]1. Parameter definition: (1) Tdin is the delay from the FPGA's IO port to the FPGA's internal register input terminal; (2) Tclk is...; 白丁 FPGA/CPLD

Embedded driver development: I used to work in Java, but now I want to switch to embedded systems. I don't know how Huaqing Yuanjian's training is. Can anyone with experience help me and give me some reference advice?...; xwj521 Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components