59362-T2806U037LF datasheet, PDF

59362-T2806U037LF: DescriptionTWO PART BOARD CONNECTOR; CategoryThe connector The connector; File Size215KB，6 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

59362-T2806U037LF Overview

TWO PART BOARD CONNECTOR

Parameter Name	Attribute value
Maker	Amphenol
Reach Compliance Code	unknown
Connector type	BOARD CONNECTOR
Manufacturer's serial number	59362
Base Number Matches	1

BOARD/WIRE-TO-BOARD

CONNECTORS

MINITEK™ HEADERS FOR

PIN-IN-PASTE PROCESSES

Products for solder-to-board applications

OVERVIEW

Minitek is FCI’s brand for board-to-board and

wire/cable-to-board connectors in 2.00mm pitch.

The Minitek product range includes PCB Card Connectors,

Shrouded and Unshrouded headers and IDC/CTW receptacles.

FCI is adding five new series of Minitek Headers to its product

range, dedicated to Pin-in-Paste soldering processes. This

brochure gives additional information for the correct use of

Minitek PIP connectors in the application process.

Ask a question about driving LED: I use the PWM output of the microcontroller to drive two LEDs alternately, because I don't want to use DA. One of the LEDs requires a voltage of 2.4V to light up, and the other requires 1.5V. How can ...; beijilang5 Embedded System

The circuit exploded, haha: Today, a customer came from Japan and brought a circuit board to Shenzhen for debugging. I looked at the circuit diagram and saw that the ground of the 5V power supply and the 220V are the same ground...; jxb01033016 Talking

Is the clock constraint hold of ispLEVER handled the same as that of xilinx?: In the tutorial of ispLEVER , there is no instruction on how to deal with the clock constraint hold in the spreadsheet . It is always blank. Question: 1/ Is the clock constraint hold of ispLEVER handl...; eeleader FPGA/CPLD

How to use VS2005 to develop applications running on winCE5.0: How to use VS2005 to develop applications running on winCE5.0...; zjl2050 Embedded System

Help solve vhdl:quartus7.2 problem encountered when running if..genarate: 本人在quartus7.2运行如下vhdl代码： library ieee;use ieee.std_logic_1164.all;entity shift isgeneric (len:integer);port(a,clk:in std_logic;b:out std_logic);end shift;architecture behav of shift iscomponent dffpor...; kittenqq Embedded System

Thinking about whether the result of FPGA compilation can be converted into source code?: 1. Can the .POF and .SOF files compiled by FPGA be converted to VHDL or VERILOG? Or can the .JED files compiled by XILINX be converted to VHDL or VERILOG? I think if this problem can be reversed, it s...; eeleader FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components