89007-2122LF datasheet, PDF - EEWORLD Datasheet

89007-2122LF: DescriptionBoard Connector, 60 Contact(s), 5 Row(s), Male, Straight, 0.079 inch Pitch, Press Fit Terminal, Locking, Plug; CategoryThe connector The connector; File Size2MB，12 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

89007-2122LF Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	89007-2122LF	-	-	View	Buy Now

Board Connector, 60 Contact(s), 5 Row(s), Male, Straight, 0.079 inch Pitch, Press Fit Terminal, Locking, Plug

Parameter Name	Attribute value
Maker	Amphenol
Reach Compliance Code	compliant
body width	0.701 inch
subject depth	0.669 inch
body length	0.942 inch
Body/casing type	PLUG
Connector type	BOARD CONNECTOR
Contact completed and terminated	TIN
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Dielectric withstand voltage	1400VAC V
maximum insertion force	.3614 N
Insulation resistance	1000000000 Ω
insulator material	GLASS FILLED LIQUID CRYSTAL POLYMER
Manufacturer's serial number	89007
Plug contact pitch	0.079 inch
Match contact row spacing	0.079 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	5
Number of rows loaded	5
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.0066 mm
polarization key	POLARIZED HOUSING
Rated current (signal)	1 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal pitch	2.0066 mm
Termination type	PRESS FIT
Total number of contacts	60
Evacuation force-minimum value	.14734 N
Base Number Matches	1

Terran Huang

Michael Song

Tian-Zhao Lin

Collins Lu

2010/07/08

2014/12/02

2014/12/03

ELX-DG-19567-1

Released

PDS: Rev :AE

STATUS:Released

Printed: Dec 03, 2014

Routine enet_io: I'm learning the enet_io routine recently, but I can't ping the board after downloading the program . Since I don't use the lm3s8962 development board, I soldered a lm3s69911 board myself, so the peri...; allan0508 Microcontroller MCU

Beijing listed communication group company recruits: DSP (2 algorithm drivers): DSP algorithm engineer job responsibilities: Responsible for the development and maintenance of the physical layer software of terminal products. Responsible for the verification, implementation and o...; andehr03 Talking about work

A question about sensor knowledge, urgent!!!: [i=s]This post was last edited by paulhyde on 2014-9-15 09:44[/i] How to implement an infrared temperature sensor to distinguish between people coming in and going out? Experts with ideas, please give...; roc19850 Electronics Design Contest

Ask a question about CH340T: Ask a question: Does CH340T support WIN10?...; wufeijian Integrated technical exchanges

Verilog simulation is different from the book: [code] module shunxu(q0,q1,q2,clk,clr); output q0,q1,q2; input clk,clr; reg q0,q1,q2; reg[2:0] x,y; always @(posedge clk) begin if(clr) begin y='b000;x='b001;end else begin y=x; x={x[1:0],x[2]}; end q...; 常见泽1 FPGA/CPLD

Questions about using Verilog HDL language programming in IspLever Classic: The problem is this: I want to use Verilog HDL language in IspLever Classic to program the GAL16V8D chip, but the following error appears when creating the file: Schematic/Verilog HDL design entry is ...; eeleader-mcu FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components