EEWORLDEEWORLDEEWORLD

Part Number

Search

8614-00-28-2-LO-6-330LF

Description
28 CONTACT(S), MALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER, LEAD FREE
CategoryThe connector    The connector   
File Size136KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance  
Download Datasheet Parametric View All

8614-00-28-2-LO-6-330LF Overview

28 CONTACT(S), MALE, RIGHT ANGLE TWO PART BOARD CONNECTOR, SOLDER, LEAD FREE

8614-00-28-2-LO-6-330LF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAmphenol
package instructionLEAD FREE
Reach Compliance Codecompliant
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (30)
Contact completed and terminatedGOLD (30)
Contact point genderMALE
Contact materialCOPPER ALLOY
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial number8614
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts28
UL Flammability Code94V-0
Base Number Matches1
PDM: Rev:E
STATUS:
Released
Printed: Dec 04, 2009
.
Seeking Help
Does anyone know how to add a squiggly line to the pin name of a PROTEL DXP component?...
yinghua8383 Analog electronics
PYB Nano drives LCD1602A display
This time, PYB Nano development board is used to drive LCD1602A display. In order to reduce wiring, four-wire connection is adopted. Since the contrast adjustment pin V0 of LCD is directly connected t...
hanyeguxingwo MicroPython Open Source section
Recruiting Win CE software development engineers (Beijing)
[size=16px]Mainly develop input methods for iPhone-like (Mutli-touch) technology under WinCE. Requirements are as follows: 1. Familiar with programming under Windows CE or Symbian, or proficient in Wi...
309903765 Embedded System
Xilinx Series FPGA Chip IP Core Explained [Liu Donghua, ed.] 536 pages
[font="][b]Xilinx系列FPGA芯片IP核详解 [刘东华编著]共[536页],有书签很全。分享给大家[/b][/font]...
yhsy1002 FPGA/CPLD
9B90 C3 PB0 input mode external pull-up can only pull to 1.3V???
Is there anything special about the 9B90 C3 PB0 port? Why can the external pull-up only go up to 1.3V in input mode?I hope experts can give me some advice!...
chengtoby Microcontroller MCU
Clock jitter analyzed in the time domain Part 1
[i=s] 本帖最后由 dontium 于 2015-1-23 13:39 编辑 [/i]IntroductionNewer high-speed ADCs e outfittedwith a large analog-input bandwidth (aboutthree to six times the maximum samplingfrequency) so they can be use...
安_然 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2  2008  1509  2081  2276  1  41  31  42  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号