EEWORLDEEWORLDEEWORLD

Part Number

Search

87844-205

Description
Board Connector, 5 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal
CategoryThe connector    The connector   
File Size307KB,4 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

87844-205 Overview

Board Connector, 5 Contact(s), 1 Row(s), Male, Right Angle, Solder Terminal

87844-205 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codeunknown
ECCN codeEAR99
Is SamacsysN
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (15) OVER NICKEL/NICKEL PALLADIUM GOLD (15) OVER NICKEL
Contact completed and terminatedGOLD (15) OVER NICKEL/NICKEL PALLADIUM GOLD (15) OVER NICKEL
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Manufacturer's serial number87844
Mixed contactsNO
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded1
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts5
UL Flammability Code94V-0
Base Number Matches1
PDM: Rev:AH
STATUS:
Released
Printed: Feb 20, 2010
.
The data has been burned into FLASH, so why can't it run offline?
Why is there no one helping me?...
lc258 Microcontroller MCU
Serial communication between CPLD and AD chip
I am a newbie, and I want to ask you all the seniors, now I need to use ALTERA's MAXV CPLD to drive the ADS8325 chip, serial communication, the data is 16 bits, do I need to use Verilog to write a com...
duanxianzhuang FPGA/CPLD
What is the cause of this? Is it a circuit problem?
The following picture is a picture of the key display board, which uses TM1721 for LCD display and key scanning. However, in actual use, it feels that the anti-interference ability of this chip is ver...
ena PCB Design
ARM development steps
1. Make a minimum system board: If you have never done ARM development, it is recommended that you do not be greedy and complete all applications at the beginning, because the startup method of ARM is...
呱呱 MCU
Phase-Locked Loop (PLL)
[size=4]PLL can be used to provide chip clock, which is controlled by PLLSTAT (PLL status register), which is controlled by the 9th bit and is used to read the connection bit of PLL. When the 8th bit ...
Jacktang Analogue and Mixed Signal
There is a problem with EDK11 running the official experiment lab5
Since I installed the ISE11 suite, I have been working day and night to learn the software;P, who says I am easily tempted by new things. Then I ran the official EDK experiment in SPARTAN3e, that is, ...
denis22380978 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 625  2764  1213  967  1498  13  56  25  20  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号