EEWORLDEEWORLDEEWORLD

Part Number

Search

5962H0151601VXC

Description
OTP ROM, 8KX8, 55ns, CMOS, CDIP28, 0.600 X 1.400 INCH, 2.54 MM PITCH, DIP-28
Categorystorage    storage   
File Size88KB,12 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962H0151601VXC Overview

OTP ROM, 8KX8, 55ns, CMOS, CDIP28, 0.600 X 1.400 INCH, 2.54 MM PITCH, DIP-28

5962H0151601VXC Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeDIP
package instructionDIP,
Contacts28
Reach Compliance Codeunknown
ECCN code3A001.A.1.A
Is SamacsysN
Maximum access time55 ns
JESD-30 codeR-CDIP-T28
JESD-609 codee4
length35.56 mm
memory density65536 bit
Memory IC TypeOTP ROM
memory width8
Number of functions1
Number of terminals28
word count8192 words
character code8000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize8KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height4.445 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
total dose1M Rad(Si) V
width15.24 mm
Base Number Matches1
Standard Products
UT28F64LV Radiation-Hardened 8K x 8 PROM
Data Sheet
April 2001
FEATURES
q
Programmable, read-only, asynchronous, radiation-
hardened, 8K x 8 memory
- Supported by industry standard programmer
q
55ns maximum address access time (-55
o
C to
+125
o
C)
q
Three-state data bus
q
Low operating and standby current
- Operating: 50mA maximum @18.2 MHz
Derating: 1.5mA/MHz
- Standby: 500µA maximum (post-rad)
q
Radiation-hardened process and design; total dose
irradiation testing to MIL-STD-883, Method 1019
-
-
-
-
Total dose: 1E6 rad(Si)
LET
TH
(0.25) ~ 100 MeV-cm
2
/mg
SEL Immune >128 MeV-cm
2
/mg
Saturated Cross Section cm
2
per bit, 1.0E-11
- 1.2E-8 errors/device-day, Adams 90% geosynchronous
heavy ion
- Memory cell LET threshold: >128 MeV-cm
2
/mg
q
V
DD
: 3.0 to 3.6volts
q
Standard Microcircuit Drawing 5962-01516
q
QML Q & V compliant part (check factory for
availability)
- AC and DC testing at factory
q
Packaging options:
- 28-pin 100-mil center DIP (0.600 x 1.4)
- 28-lead 50-mil center flatpack (0.490 x 0.74)
PRODUCT DESCRIPTION
The UT28F64LV amorphous silicon anti-fuse PROM is a high
performance, asynchronous, radiation-hardened,
8K x 8 programmable memory device. The UT28F64LV PROM
features fully asychronous operation requiring no external clocks
or timing strobes. An advanced radiation-hardened twin-well
CMOS process technology is used to implement the
UT28F64LV. The combination of radiation- hardness, fast
access time, and low power consumption make the UT28F64LV
ideal for high speed systems designed for operation in radiation
environments.
A(12:0)
DECODER
MEMORY
ARRAY
SENSE AMPLIFIER
CE
PE
OE
PROGRAMMING
CONTROL
LOGIC
DQ(7:0)
Figure 1. PROM Block Diagram
1
It’s been several days since I placed the order from TI STORE, but the status has not changed!
I have placed an order from TI STORE for several days, but the status has not changed!...
蓝雨夜 Talking
Where is the source code of Linux, uboot, etc. corresponding to DE1-SOC?
Where is the source code of Linux, uboot, etc. corresponding to DE1-SOC? The official one only has the img image file of the sd card, but no source code is found?...
gongjian32 FPGA/CPLD
(ppc) Want to make a custom control
I want to make a control similar to listbox that can add pictures and set transparent color...
helly Embedded System
Multi-channel code processing of CS000 series products
[font="][b][size=5]Multi-channel code processing of CS000 series products[/size][/b][/font] [size=5][/size]...
灞波儿奔 Microcontroller MCU
About PWM dimming technology
[i=s]This post was last edited by qwqwqw2088 on 2015-10-27 00:00[/i] [p=24, null, left][color=rgb(51, 51, 51)][font=微软雅黑, Tahoma,]Whether the LED is driven via a buck, boost, buck/boost or linear regu...
qwqwqw2088 Analogue and Mixed Signal
FPGA Verification
FPGA PrototypingPCI Express (4-lane) bus logic verification system, supports 2 to 4 Altera Stratix3/Stratix4 FPGAs -EP3SL200/340 -4, -3, -2 (low to high) -EP4SE530/820 -4, -3, -2 (low to high) -PCIe G...
zx_lx FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2062  1555  2188  479  2219  42  32  45  10  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号