54122-411-10-1100LF datasheet, PDF

54122-411-10-1100LF: DescriptionBoard Connector, 20 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size107KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

54122-411-10-1100LF Overview

Board Connector, 20 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Amphenol
Reach Compliance Code	compliant
Is Samacsys	N
body width	0.19 inch
subject depth	0.433 inch
body length	1 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN ON NI
Contact completed and terminated	Matte Tin (Sn) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	79u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	20
Base Number Matches	1

PDM: Rev:K

STATUS:

Released

Printed: Mar 10, 2011

Applying a high voltage to the gate of IRFP460 can turn on the D and S stages.: Seniors, how high a voltage should be applied to the gate of the IRFP460 field effect tube to make the D and S stages conductive? Help!!!...; zz黑猫zz Analog electronics

[FPGA code] Non-blocking assignment and blocking assignment: Non-blocking assignment module non_block(c,b,a,clk); output c,b; input clk,a; reg c,b; always @(posedge clk) begin bcend endmodule blocking Assignment module block(c,b,a,clk); output c,b; input clk,a;...; eeleader FPGA/CPLD

The scrolling text and video ads cannot be played under wince!: The situation is as follows: A form is made under Wince4.2, and different functions are implemented under different sub-controls. Video ads have been played on one control. Now, scrolling text ads are...; Prenow Embedded System

DS18B20 initialization routine in ATMEGA16: void Fn_Init_DS18B20() { uchar i; uint j; PORTD=PORTD|BIT(6); //Pull up the bus level PORTD=PORTD&(~BIT(6));//Set the bus to low level for(i=0;i<50;i++) Fn_Delay_15us(); //Keep the low level for at le...; chenmo Embedded System

Seeking advice on how to eliminate sparks in electromagnetic relays: Can a fuse eliminate the arc effect of an electromagnetic relay?...; qrswll Industrial Control Electronics

Cortex-M3 data sharing: Share some Cortex-M3 information downloaded from the ARM website. About the Cortex-M3 architecture itself and RealView, hope it will be helpful to everyone!Compiler User Guide.pdf (1.14 MB)Downloads:3...; zj_luckybird stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components